



**LOWER LAYER MATERIAL FOR WIRING,  
EMBEDDED MATERIAL, AND  
WIRING FORMATION METHOD**

5

**CROSS-REFERENCE TO RELATED APPLICATIONS**

This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. 2002-343867, No. 2002-343868, No. 2002-343869 and No. 2002-343870 filed on November 27, 2002; the  
10 entire contents of which are incorporated herein by reference.

**BACKGROUND OF THE INVENTION**

**1) Field of the Invention**

The present invention relates to an undercoating material used  
15 preferably for forming wiring on a semiconductor substrate, a filler material and a wiring formation method using the same. The undercoating material referred to herein indicates (a) an undercoating layer which is formed on a substrate before formation of a photoresist layer on the substrate whereby a reflected exposure light from the surface of the substrate at the time of  
20 patterning of a photoresist is prevented from entering the photoresist, to achieve improvement in the resolution of the photoresist pattern, (b) an undercoating layer suitable for a silicon bilayer resist, which is characterized by improving the patterning accuracy of a resist by constituting a photoresist layer used in lithography for wiring, from two layers, that is, an undercoating  
25 layer including an organic film and a silicon-containing upper resist layer, and

(c) an undercoating layer suitable for multilayer process, which improves the patterning accuracy of a resist by constituting a photoresist layer used in lithography for wiring, from a multilayer structure including at least an undercoating layer including an organic film, an intermediate layer, and an upper photoresist layer. The filler material referred to herein indicates (d) a material for filling an etching space for forming a dual damascene structure composed at least of a first etching space formed in a low-dielectric layer on a substrate and a second etching space communicating with the first etching space and different in shape and dimension to those of the first etching space.

10

## 2) Description of the Related Art

As is well-known, a semiconductor substrate includes a dielectric layer (insulating layer) laminated on a substrate such as silicon wafer, wherein a semiconductor wiring structure is constituted by forming a patterned conductive layer (wiring layer) in the dielectric layer on the semiconductor substrate.

15

For formation of the wiring structure, two methods are mainly used. The first method involves forming a conductive layer uniformly on the dielectric layer, then forming a photoresist on the conductive layer, irradiating (light-exposing) the photoresist with a pattern light and develop it to form a resist pattern, patterning the conductive layer by etching using the resist pattern as a mask to form a wiring layer, removing the resist pattern and laminating a dielectric layer thereon thereby constituting a wiring layer in the dielectric layer.

20

25

The second method involves forming a photoresist pattern on the

dielectric layer, then forming a wiring groove (trench) in the dielectric layer by etching using the resist pattern as the mask, removing the resist pattern, embedding a conductive material in the wiring groove and laminating a dielectric layer thereon thereby forming a semiconductor wiring structure.

5           When the wiring structure is multi-layered, the step of forming a wiring layer in each method is repeatedly carried out to laminate a plurality of wiring layers, and a step of forming a via wire is necessary between the steps of forming wiring layers. The step of forming the via wire is a step which involves forming a via hole in a dielectric layer serving as an interlaminar  
10 insulating layer between lower and upper wiring layers, and depositing a conductive material into the via hole by a gaseous phase process or embedding a conductive material therein thereby forming a via wire connecting the lower wiring layer electrically to the upper wiring layer.

          In either of the two wiring methods, there arises the phenomenon that  
15 upon patterning by exposing the photosensitive layer to light, the exposure light penetrates the resist layer, the penetrating light is reflected by the surface of the undercoating layer, and the reflected light enters a portion which should not be exposed to light. Such an entrance of the reflected light into the photoresist layer results in deterioration of the patterning resolution of the  
20 photoresist. In the conventional method, therefore, a resin composition containing a material absorbing exposure light is applied onto a semiconductor substrate to form an undercoating layer before formation of a photoresist layer on the substrate, and then a photoresist layer is formed on the undercoating layer. The undercoating layer is also referred to as an anti  
25 reflective coating film from the viewpoint of its action.

As the material of the anti reflective coating film, various materials have been proposed. For example, a resin composition including a polymer having an iminosulfonate group and a solvent is proposed as described in Japanese Patent Application Laid-open No. H10-319601.

5 As described in Japanese Patent Application Laid-open No. 2000-512336, a light-absorbing polymer including a polymer having a hydroxystyrene unit that has a specific substituent group including a sulfonate is developed, and as described in Japanese Patent Application Laid-Open No. 2000-512402, an anti reflective coating film material including the light  
10 absorbing polymer and a solvent is proposed.

In addition to the major property of anti-reflection, the undercoating layer for preventing reflection of exposure light is required to be removable by any method after the etching treatment of the lower conductive layer or the dielectric layer using the photoresist pattern as the mask.

15 Discussing the conventional undercoating layer from the viewpoint of removal of the undercoating layer after used as an anti reflective coating film, the anti reflective coating film material disclosed in the Japanese Patent Application Laid-open No. H10-319601 uses a polymer having an iminosulfonate group as a resin component, and the resin component is  
20 insoluble in a stripping solution for photoresist. In the techniques disclosed in the Japanese Patent Application Laid-open No. H10-319601, therefore, an upper photoresist pattern is removed with the stripping solution, and then the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

The resin components disclosed in the Japanese Patent Application  
25 Laid-open Nos. 2000-512336 and 2000-512402 are also insoluble in the

stripping solution for photoresist so that after a photoresist pattern is removed with the stripping solution, the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

As is well known, in the semiconductor wiring structure, a dielectric layer with which wiring layers are covered and thereby electrically separated from other wiring layers is required to have a dielectric constant as low as possible so as not to influence the electric characteristics of the wiring layers. Specifically, the dielectric constant (k) of the dielectric material is as low as 3.0 or less in majority of cases. However, a material having such low dielectric constant is poor in resistance to O<sub>2</sub> plasma ashing so that by exposure to O<sub>2</sub> plasma, its surface is easily deteriorated, or the dielectric constant is increased.

When the conventional anti reflective coating film is formed on a semiconductor substrate having the dielectric layer of such low dielectric constant, O<sub>2</sub> plasma ashing for removing the anti reflective coating layer may cause deterioration such as corrosion of the dielectric layer or rise in the electric constant, and as a result, there arises a problem that the electric characteristics of the wiring layer are adversely affected.

In production of the semiconductor wiring structure, the patterning of the photoresist and the undercoating layer by lithography is carried out for forming the wiring layer on the semiconductor by etching or for forming the wiring groove for embedding the wiring layer, as described above. The regulatory factor in the lithographic step includes many factors such as regulation of current intensity and voltage in a stepper for generating exposure light, adjustment of a focal point of a lens, accuracy of a photomask, accuracy

of an attachment position, and coating properties and curing characteristics of a photoresist composition. When these regulatory factors vary for some reason, there occurs patterning insufficiency, due to which the lithographic step has to be conducted again. In this case, disposal of the semiconductor substrate and use of a new semiconductor substrate lead to waste of resources and exert an adverse effect on the environment. In the production process, it is thus required to recover the semiconductor substrate by removing the photoresist layer and undercoating layer that have been subjected to insufficient lithography. Removal of the undercoating layer in a recovering step for re-generating the semiconductor substrate is referred to as rework treatment, which is an important process in terms of economical efficiency in the production of the semiconductor wiring structure. Discussing the conventional anti reflective coating film from the viewpoint of such rework treatment, the conventional anti reflective coating layer is not suitable because there is a problem that it should be removed by O<sub>2</sub> plasma ashing easily causing deterioration in the characteristics of a semiconductor substrate after rework treatment.

On the other hand, high integration is an everlasting task for a device having the wiring structure described above, and there is demand for finer wiring. For achieving finer wiring, it is necessary to improve the patterning resolution of the photoresist for lithography and to improve the patterning resolution of the wiring layer or the wiring groove formed by etching using a resist pattern as the mask that has been obtained by exposure. As the thickness of the resist layer becomes thinner, the accuracy of pattern transfer to the resist using the exposure device and the wiring pattern mask can be

improved. On the other hand, such a thin resist layer results in difficulty in maintaining the resistance of the resist layer in the step of etching the undercoating layer using the resist pattern as the mask, and disadvantageous effect in the etching resolution of the wiring layer or the wiring groove. To  
5 improve resist resistance, thicker layer is preferable. Therefore, there is an antinomic requirement in the determination of the photoresist thickness for improving the accuracy of lithography with a photoresist. As a technique for solving the problem to improve the accuracy of lithography with the photoresist, there is provided a wire formation method using a silicon bilayer  
10 resist and a wire formation method using a multilayer resist (Japanese Patent Application Laid-open No. H10-92740).

The former wire formation method is a lithographic technique for improving pattern transfer accuracy in spite of a thick resist layer by forming a resist not into a monolayer structure but into a two-layer structure. In this  
15 technique, a thick undercoating layer consisting of an organic polymer material is formed on a substrate, and an upper thin resist layer consisting of a silicon-containing photoresist material highly resistant to oxygen plasma etching is formed thereon. Thereafter, a wiring pattern is transferred to the upper resist layer to form an upper resist pattern. The undercoating layer is  
20 then patterned by oxygen plasma etching using the resulting upper resist pattern as a mask. The resist layer thus obtained is a layer that is thick as a whole with high pattern transfer accuracy.

Materials for constituting the silicon bilayer resist are, for example, disclosed in Japanese Patent Application Laid-open No. 2002-033257. In  
25 this application, the undercoating layer is referred to as a first resist layer, and

the upper resist layer is called a second resist layer.

It is described therein that, as a general material constituting the first resist layer, a condensed polymer compound such as novolak resin, phenol resin and cresol resin and a vinyl polymer having an aromatic ring such as a phenyl group or a condensed aromatic ring such as naphthyl group or anthryl group in its side chain is used, and that various kinds of known photoresists can also be preferably used.

It is described therein that, as the silicon-containing photosensitive composition used in the second resist layer, a known one can be used.

10 In the silicon bilayer resist process, it is necessary to remove the resist by any method after finishing etching of the deeper conductive layer or dielectric layer using the resist pattern as the mask. In Japanese Patent Application Laid-open No. 2002-033257, a silicon-containing upper resist layer is removed by wet stripping treatment unique to this patent application, and  
15 the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

It is well-known that in the semiconductor wiring structure, a dielectric layer with which wiring layers are covered and thereby electrically separated from other wiring layers is required to have a dielectric constant as low as possible so as not to influence the electric characteristics of the wiring layers.  
20 Specifically, the dielectric constant (k) of the dielectric material is as low as 3.0 or less in majority of cases. However, a material having such low dielectric constant is poor in resistance to O<sub>2</sub> plasma ashing so that by exposure to O<sub>2</sub> plasma, its surface is easily deteriorated, or the dielectric constant is increased.

25 When a resist pattern made of the conventional silicon bilayer resist is



formed on a semiconductor substrate having the dielectric layer of such low dielectric constant to form a wiring layer, O<sub>2</sub> plasma ashing for removing the undercoating layer on the substrate may cause deterioration such as corrosion of the dielectric layer or rise in the electric constant, and as a result, there arises a problem that the electric characteristics of the wiring layer are adversely affected.

In production of the semiconductor wiring structure, the patterning of the photoresist and the undercoating layer by lithography is carried out for forming the wiring layer on the semiconductor by etching or for forming the wiring groove for embedding the wiring layer, as described above. The regulatory factor in the lithographic step includes many factors such as regulation of current intensity and voltage in a stepper for generating exposure light, adjustment of a focal point of a lens, accuracy of a photomask, accuracy of an attachment position, and coating properties and curing characteristics of a photoresist composition. When these regulatory factors vary for some reason, there occurs patterning insufficiency, due to which the lithographic step has to be conducted again. In this case, disposal of the semiconductor substrate and use of a new semiconductor substrate lead to waste of resources and exert an adverse effect on the environment. In this production process, it is thus required to recover the semiconductor substrate by removing the photoresist layer and undercoating layer that have been subjected to insufficient lithography. Removal of the undercoating layer in the recovering step for re-generating the semiconductor substrate is referred to as rework treatment, which is an important process in terms of economical efficiency in the production of the semiconductor wiring structure. Discussing

the conventional undercoating layer from the viewpoint of such rework treatment, the conventional undercoating layer is not suitable because there is a problem that it should be removed by O<sub>2</sub> plasma ashing easily causing deterioration in the characteristics of a semiconductor substrate after rework  
5 treatment.

As the technique of making a photoresist layer into a substantially two-layer structure, a technique of arranging, below the resist layer, an undercoating layer for the purpose of preventing exposure light from being reflected is known besides the technique of using the silicon bilayer resist.  
10 The undercoating layer is composed of a resin composition having a high ability to absorb the exposure light, and plays a role in preventing reflection of exposure light by absorbing patterning light for the upper resist thereby preventing the light from reaching the surface of the substrate. It may be considered that the material for forming the undercoating layer can also be  
15 used to form an undercoating layer in the silicon bilayer resist. If the anti reflective coating film can be removed without using O<sub>2</sub> plasma ashing, the problem in the wiring formation method using the silicon bilayer resist can be solved.

As a material for the ant reflective coating film, various compositions  
20 have been proposed. For example, a resin composition containing a polymer having an iminosulfonate group and a solvent is proposed (Japanese Patent Application Laid-open No. H10-319601).

A light-absorbing polymer containing a polymer having a hydroxystyrene unit that has a specific substituent group containing a  
25 sulfonate has been developed, (Japanese Patent Application Laid-open No.

**LOWER LAYER MATERIAL FOR WIRING,  
EMBEDDED MATERIAL, AND  
WIRING FORMATION METHOD**

5

**CROSS-REFERENCE TO RELATED APPLICATIONS**

This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. 2002-343867, No. 2002-343868, No. 2002-343869 and No. 2002-343870 filed on November 27, 2002; the  
10 entire contents of which are incorporated herein by reference.

**BACKGROUND OF THE INVENTION**

**1) Field of the Invention**

The present invention relates to an undercoating material used  
15 preferably for forming wiring on a semiconductor substrate, a filler material and a wiring formation method using the same. The undercoating material referred to herein indicates (a) an undercoating layer which is formed on a substrate before formation of a photoresist layer on the substrate whereby a reflected exposure light from the surface of the substrate at the time of  
20 patterning of a photoresist is prevented from entering the photoresist, to achieve improvement in the resolution of the photoresist pattern, (b) an undercoating layer suitable for a silicon bilayer resist, which is characterized by improving the patterning accuracy of a resist by constituting a photoresist layer used in lithography for wiring, from two layers, that is, an undercoating  
25 layer including an organic film and a silicon-containing upper resist layer, and

(c) an undercoating layer suitable for multilayer process, which improves the patterning accuracy of a resist by constituting a photoresist layer used in lithography for wiring, from a multilayer structure including at least an undercoating layer including an organic film, an intermediate layer, and an upper photoresist layer. The filler material referred to herein indicates (d) a material for filling an etching space for forming a dual damascene structure composed at least of a first etching space formed in a low-dielectric layer on a substrate and a second etching space communicating with the first etching space and different in shape and dimension to those of the first etching space.

10

## 2) Description of the Related Art

As is well-known, a semiconductor substrate includes a dielectric layer (insulating layer) laminated on a substrate such as silicon wafer, wherein a semiconductor wiring structure is constituted by forming a patterned conductive layer (wiring layer) in the dielectric layer on the semiconductor substrate.

For formation of the wiring structure, two methods are mainly used. The first method involves forming a conductive layer uniformly on the dielectric layer, then forming a photoresist on the conductive layer, irradiating (light-exposing) the photoresist with a pattern light and develop it to form a resist pattern, patterning the conductive layer by etching using the resist pattern as a mask to form a wiring layer, removing the resist pattern and laminating a dielectric layer thereon thereby constituting a wiring layer in the dielectric layer.

The second method involves forming a photoresist pattern on the

dielectric layer, then forming a wiring groove (trench) in the dielectric layer by etching using the resist pattern as the mask, removing the resist pattern, embedding a conductive material in the wiring groove and laminating a dielectric layer thereon thereby forming a semiconductor wiring structure.

5           When the wiring structure is multi-layered, the step of forming a wiring layer in each method is repeatedly carried out to laminate a plurality of wiring layers, and a step of forming a via wire is necessary between the steps of forming wiring layers. The step of forming the via wire is a step which involves forming a via hole in a dielectric layer serving as an interlaminar  
10 insulating layer between lower and upper wiring layers, and depositing a conductive material into the via hole by a gaseous phase process or embedding a conductive material therein thereby forming a via wire connecting the lower wiring layer electrically to the upper wiring layer.

          In either of the two wiring methods, there arises the phenomenon that  
15 upon patterning by exposing the photosensitive layer to light, the exposure light penetrates the resist layer, the penetrating light is reflected by the surface of the undercoating layer, and the reflected light enters a portion which should not be exposed to light. Such an entrance of the reflected light into the photoresist layer results in deterioration of the patterning resolution of the  
20 photoresist. In the conventional method, therefore, a resin composition containing a material absorbing exposure light is applied onto a semiconductor substrate to form an undercoating layer before formation of a photoresist layer on the substrate, and then a photoresist layer is formed on the undercoating layer. The undercoating layer is also referred to as an anti  
25 reflective coating film from the viewpoint of its action.

As the material of the anti reflective coating film, various materials have been proposed. For example, a resin composition including a polymer having an iminosulfonate group and a solvent is proposed as described in Japanese Patent Application Laid-open No. H10-319601.

5 As described in Japanese Patent Application Laid-open No. 2000-512336, a light-absorbing polymer including a polymer having a hydroxystyrene unit that has a specific substituent group including a sulfonate is developed, and as described in Japanese Patent Application Laid-Open No. 2000-512402, an anti reflective coating film material including the light  
10 absorbing polymer and a solvent is proposed.

In addition to the major property of anti-reflection, the undercoating layer for preventing reflection of exposure light is required to be removable by any method after the etching treatment of the lower conductive layer or the dielectric layer using the photoresist pattern as the mask.

15 Discussing the conventional undercoating layer from the viewpoint of removal of the undercoating layer after used as an anti reflective coating film, the anti reflective coating film material disclosed in the Japanese Patent Application Laid-open No. H10-319601 uses a polymer having an iminosulfonate group as a resin component, and the resin component is  
20 insoluble in a stripping solution for photoresist. In the techniques disclosed in the Japanese Patent Application Laid-open No. H10-319601, therefore, an upper photoresist pattern is removed with the stripping solution, and then the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

The resin components disclosed in the Japanese Patent Application  
25 Laid-open Nos. 2000-512336 and 2000-512402 are also insoluble in the

stripping solution for photoresist so that after a photoresist pattern is removed with the stripping solution, the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

As is well known, in the semiconductor wiring structure, a dielectric layer with which wiring layers are covered and thereby electrically separated from other wiring layers is required to have a dielectric constant as low as possible so as not to influence the electric characteristics of the wiring layers. Specifically, the dielectric constant (k) of the dielectric material is as low as 3.0 or less in majority of cases. However, a material having such low dielectric constant is poor in resistance to O<sub>2</sub> plasma ashing so that by exposure to O<sub>2</sub> plasma, its surface is easily deteriorated, or the dielectric constant is increased.

When the conventional anti reflective coating film is formed on a semiconductor substrate having the dielectric layer of such low dielectric constant, O<sub>2</sub> plasma ashing for removing the anti reflective coating layer may cause deterioration such as corrosion of the dielectric layer or rise in the electric constant, and as a result, there arises a problem that the electric characteristics of the wiring layer are adversely affected.

In production of the semiconductor wiring structure, the patterning of the photoresist and the undercoating layer by lithography is carried out for forming the wiring layer on the semiconductor by etching or for forming the wiring groove for embedding the wiring layer, as described above. The regulatory factor in the lithographic step includes many factors such as regulation of current intensity and voltage in a stepper for generating exposure light, adjustment of a focal point of a lens, accuracy of a photomask, accuracy

of an attachment position, and coating properties and curing characteristics of a photoresist composition. When these regulatory factors vary for some reason, there occurs patterning insufficiency, due to which the lithographic step has to be conducted again. In this case, disposal of the semiconductor substrate and use of a new semiconductor substrate lead to waste of resources and exert an adverse effect on the environment. In the production process, it is thus required to recover the semiconductor substrate by removing the photoresist layer and undercoating layer that have been subjected to insufficient lithography. Removal of the undercoating layer in a recovering step for re-generating the semiconductor substrate is referred to as rework treatment, which is an important process in terms of economical efficiency in the production of the semiconductor wiring structure. Discussing the conventional anti reflective coating film from the viewpoint of such rework treatment, the conventional anti reflective coating layer is not suitable because there is a problem that it should be removed by O<sub>2</sub> plasma ashing easily causing deterioration in the characteristics of a semiconductor substrate after rework treatment.

On the other hand, high integration is an everlasting task for a device having the wiring structure described above, and there is demand for finer wiring. For achieving finer wiring, it is necessary to improve the patterning resolution of the photoresist for lithography and to improve the patterning resolution of the wiring layer or the wiring groove formed by etching using a resist pattern as the mask that has been obtained by exposure. As the thickness of the resist layer becomes thinner, the accuracy of pattern transfer to the resist using the exposure device and the wiring pattern mask can be



improved. On the other hand, such a thin resist layer results in difficulty in maintaining the resistance of the resist layer in the step of etching the undercoating layer using the resist pattern as the mask, and disadvantageous effect in the etching resolution of the wiring layer or the wiring groove. To improve resist resistance, thicker layer is preferable. Therefore, there is an antinomic requirement in the determination of the photoresist thickness for improving the accuracy of lithography with a photoresist. As a technique for solving the problem to improve the accuracy of lithography with the photoresist, there is provided a wire formation method using a silicon bilayer resist and a wire formation method using a multilayer resist (Japanese Patent Application Laid-open No. H10-92740).

The former wire formation method is a lithographic technique for improving pattern transfer accuracy in spite of a thick resist layer by forming a resist not into a monolayer structure but into a two-layer structure. In this technique, a thick undercoating layer consisting of an organic polymer material is formed on a substrate, and an upper thin resist layer consisting of a silicon-containing photoresist material highly resistant to oxygen plasma etching is formed thereon. Thereafter, a wiring pattern is transferred to the upper resist layer to form an upper resist pattern. The undercoating layer is then patterned by oxygen plasma etching using the resulting upper resist pattern as a mask. The resist layer thus obtained is a layer that is thick as a whole with high pattern transfer accuracy.

Materials for constituting the silicon bilayer resist are, for example, disclosed in Japanese Patent Application Laid-open No. 2002-033257. In this application, the undercoating layer is referred to as a first resist layer, and

the upper resist layer is called a second resist layer.

It is described therein that, as a general material constituting the first resist layer, a condensed polymer compound such as novolak resin, phenol resin and cresol resin and a vinyl polymer having an aromatic ring such as a phenyl group or a condensed aromatic ring such as naphthyl group or anthryl group in its side chain is used, and that various kinds of known photoresists can also be preferably used.

It is described therein that, as the silicon-containing photosensitive composition used in the second resist layer, a known one can be used.

10 In the silicon bilayer resist process, it is necessary to remove the resist by any method after finishing etching of the deeper conductive layer or dielectric layer using the resist pattern as the mask. In Japanese Patent Application Laid-open No. 2002-033257, a silicon-containing upper resist layer is removed by wet stripping treatment unique to this patent application, and  
15 the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

It is well-known that in the semiconductor wiring structure, a dielectric layer with which wiring layers are covered and thereby electrically separated from other wiring layers is required to have a dielectric constant as low as possible so as not to influence the electric characteristics of the wiring layers.  
20 Specifically, the dielectric constant (k) of the dielectric material is as low as 3.0 or less in majority of cases. However, a material having such low dielectric constant is poor in resistance to O<sub>2</sub> plasma ashing so that by exposure to O<sub>2</sub> plasma, its surface is easily deteriorated, or the dielectric constant is increased.

25 When a resist pattern made of the conventional silicon bilayer resist is

formed on a semiconductor substrate having the dielectric layer of such low dielectric constant to form a wiring layer, O<sub>2</sub> plasma ashing for removing the undercoating layer on the substrate may cause deterioration such as corrosion of the dielectric layer or rise in the electric constant, and as a result, there arises a problem that the electric characteristics of the wiring layer are adversely affected.

In production of the semiconductor wiring structure, the patterning of the photoresist and the undercoating layer by lithography is carried out for forming the wiring layer on the semiconductor by etching or for forming the wiring groove for embedding the wiring layer, as described above. The regulatory factor in the lithographic step includes many factors such as regulation of current intensity and voltage in a stepper for generating exposure light, adjustment of a focal point of a lens, accuracy of a photomask, accuracy of an attachment position, and coating properties and curing characteristics of a photoresist composition. When these regulatory factors vary for some reason, there occurs patterning insufficiency, due to which the lithographic step has to be conducted again. In this case, disposal of the semiconductor substrate and use of a new semiconductor substrate lead to waste of resources and exert an adverse effect on the environment. In this production process, it is thus required to recover the semiconductor substrate by removing the photoresist layer and undercoating layer that have been subjected to insufficient lithography. Removal of the undercoating layer in the recovering step for re-generating the semiconductor substrate is referred to as rework treatment, which is an important process in terms of economical efficiency in the production of the semiconductor wiring structure. Discussing

the conventional undercoating layer from the viewpoint of such rework treatment, the conventional undercoating layer is not suitable because there is a problem that it should be removed by O<sub>2</sub> plasma ashing easily causing deterioration in the characteristics of a semiconductor substrate after rework  
5 treatment.

As the technique of making a photoresist layer into a substantially two-layer structure, a technique of arranging, below the resist layer, an undercoating layer for the purpose of preventing exposure light from being reflected is known besides the technique of using the silicon bilayer resist.  
10 The undercoating layer is composed of a resin composition having a high ability to absorb the exposure light, and plays a role in preventing reflection of exposure light by absorbing patterning light for the upper resist thereby preventing the light from reaching the surface of the substrate. It may be considered that the material for forming the undercoating layer can also be  
15 used to form an undercoating layer in the silicon bilayer resist. If the anti reflective coating film can be removed without using O<sub>2</sub> plasma ashing, the problem in the wiring formation method using the silicon bilayer resist can be solved.

As a material for the ant reflective coating film, various compositions  
20 have been proposed. For example, a resin composition containing a polymer having an iminosulfonate group and a solvent is proposed (Japanese Patent Application Laid-open No. H10-319601).

A light-absorbing polymer containing a polymer having a hydroxystyrene unit that has a specific substituent group containing a  
25 sulfonate has been developed, (Japanese Patent Application Laid-open No.

2000-512336) and a anti reflective coating film material including the light absorbing polymer and a solvent has been proposed (Japanese Patent Application Laid-open No. 2000-512402).

The anti reflective coating film material disclosed in the Japanese  
5 Patent Application Laid-open No. H10-319601 uses a polymer having an iminosulfonate group as a resin component, and the resin component is insoluble in a stripping solution for photoresist. In the techniques disclosed in the Japanese Patent Application Laid-open No. H10-319601; therefore, the upper photoresist pattern is removed with the stripping solution, and then the  
10 remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

The resin components disclosed in the Japanese Patent Application Laid-open Nos. 2000-512336 and 2000-512402 are also insoluble in the stripping solution for photoresist, and after the photoresist pattern is removed with the stripping solution, the remaining undercoating layer is removed by O<sub>2</sub>  
15 plasma ashing.

Accordingly, even if the conventional anti reflective coating film is employed as the undercoating layer in the silicon bilayer resist, the problem attributable to removal of the undercoating layer cannot be solved.

The latter of the aforementioned wiring formation methods (Japanese  
20 Patent Application Laid-open No. H10-92740) or the multilayer process is the technique of forming the resist not into the single layer but into the multilayer structure, whereby (1) the uppermost photoresist layer to which the pattern is first transferred through the mask is made thin to improve both resolution and focal depth in lithography and (2) the anti reflective coating film etc. having  
25 less film interfering effect and high resistance to etching is formed as a

multilayer below the uppermost layer, to give a resist pattern excellent in dry etching resistance with high pattern transfer accuracy. In this technique, a composite anti reflective coating film is first formed on a substrate. This composite anti reflective coating film is a multilayer composed for example of  
5 a carbon film and a silicon oxide film and if necessary a silicon nitride barrier layer therebetween. An upper thin photoresist layer is formed on the multilayer. Thereafter, a wiring pattern is transferred by lithography to the upper photoresist layer, to form an upper resist pattern. The silicon oxide film as an intermediate layer is then subjected to etching with the resulting upper  
10 resist pattern as the mask to transfer the pattern. Subsequently, the carbon film as an undercoating layer is subjected to etching using the upper resist pattern and the intermediate layer pattern as the mask, to transfer the wiring pattern. Finally, the upper resist pattern and the intermediate layer pattern are removed, whereby a carbon film (undercoating layer) pattern excellent in  
15 dry etching resistance with high pattern transfer accuracy is obtained. The substrate is etched according to the pattern with the undercoating layer pattern as the mask.

In the multilayer resist, it is necessary to remove the finally remaining undercoating layer (carbon film) pattern by any method after finishing  
20 patterning by etching processing of the lower conductive layer or dielectric layer. In Japanese Patent Application Laid-open No. H10-92740, the pattern is removed by O<sub>2</sub> plasma ashing.

It is well-known that in the semiconductor wiring structure, a dielectric layer with which wiring layers are covered and thereby electrically separated  
25 from other wiring layers is required to have a dielectric constant as low as

possible so as not to influence the electric characteristics of the wiring layers. Specifically, the dielectric constant (k) of the dielectric material is required to be as low as 3.0 or less. However, a material having such low dielectric constant is poor in resistance to O<sub>2</sub> plasma ashing so that by exposure to O<sub>2</sub> plasma, its surface is easily deteriorated, or the dielectric constant is increased.

When a resist pattern made of the conventional multilayer resist is formed on a semiconductor substrate having the dielectric layer of such low dielectric constant to form a wiring layer, O<sub>2</sub> plasma ashing for removing the undercoating layer on the substrate may cause deterioration such as corrosion of the dielectric layer or rise in the electric constant, and as a result, there arises a problem that the electric characteristics of the wiring layer are adversely affected.

In production of the semiconductor wiring structure, the patterning of the photoresist and the undercoating layer by lithography is carried out for forming the wiring layer on the semiconductor by etching or for forming the wiring groove for embedding the wiring layer, as described above. The regulatory factor in the lithographic step includes many factors such as regulation of current intensity and voltage in a stepper for generating exposure light, adjustment of a focal point of a lens, accuracy of a photomask, accuracy of an attachment position, and coating properties and curing characteristics of a photoresist composition. When these regulatory factors are varied for some reason, there occurs patterning insufficiency, due to which the lithographic step has to be conducted again. In this case, disposal of the semiconductor substrate and use of a new semiconductor substrate lead to

waste of resources, and exert an adverse effect on the environment. When insufficiency in lithography is found out in such a production process, it is therefore necessary to recover the semiconductor substrate by removing the resist remaining on the substrate. Removal of the defective resist in the  
5 recovering step for re-generating the semiconductor substrate is referred to as rework treatment, which is an important process in terms of economical efficiency in the production of the semiconductor wiring structure. Discussing the conventional undercoating layer from the viewpoint of such rework treatment, the conventional undercoating layer is not suitable because there is  
10 a problem that it should be removed by O<sub>2</sub> plasma ashing easily causing deterioration in the characteristics of a semiconductor substrate after rework treatment.

A phenomenon called poisoning that often occurs upon use of a low-dielectric layer as an interlaminar insulating layer for supporting the wiring  
15 layer is recently problematic in the step of forming a resist pattern, and there is a need for solving it.

The poisoning phenomenon occurs easily upon use of the low-dielectric layer as the interlaminar insulating layer, and cannot be prevented by the conventional undercoating material. Accordingly, there is  
20 demand at present for development of an undercoating material capable of maintaining easiness of removal after use and of preventing the poisoning phenomenon in the wiring structure forming process using the low-dielectric layer.

As the technique of making a photoresist layer into a substantially  
25 multilayer (two-layer) structure, a technique of arranging, below the resist layer,



an undercoating layer for the purpose of preventing exposure light from being reflected is known besides the technique of using the multilayer resist. The undercoating layer is composed of a resin composition having a high ability to absorb the exposure light, and plays a role in preventing reflection of exposure light by absorbing patterning light for the upper resist thereby preventing the light from reaching the surface of the substrate. If the anti reflective coating film can be removed without using O<sub>2</sub> plasma ashing, and can prevent the adverse influence of poisoning on the resist layer, the problem in the wiring formation method using the multilayer resist can be solved.

As a material for the anti reflective coating film, various materials have been proposed. For example, a resin composition containing a polymer having an iminosulfonate group and a solvent is proposed. (Japanese Patent Application Laid-open No. H10-319601)

A light-absorbing polymer containing a polymer having a hydroxystyrene unit that has a specific substituent group containing a sulfonate has been developed, (Japanese Patent Application Laid-open No. H2000-512336) and an anti reflective coating film material including the light absorbing polymer and a solvent has been proposed. (Japanese Patent Application Laid-open No. H2000-512402)

The anti reflective coating film material disclosed in the Japanese Patent Application Laid-open No. H10-319601 uses a polymer having an iminosulfonate group as a resin component, and the resin component is insoluble in a stripping solution for photoresist. In the techniques disclosed in the Japanese Patent Application Laid-open No. H10-319601, therefore, the upper photoresist pattern is removed with the stripping solution, and then the

remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

The resin components disclosed in the Japanese Patent Application Laid-open Nos. 2000-512336 and 2000-512402 are also insoluble in the stripping solution for photoresist so that after the photoresist pattern is removed with the stripping solution, the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

Accordingly, even if the conventional anti-reflective coating film is employed as the undercoating layer in the multilayer resist, the problem attributable to removal of the undercoating layer cannot be solved.

In light of a fundamental wiring structure in a semiconductor integrated circuit, it is well-known that the fundamental wiring structure is a structure wherein a lower wiring layer formed directly or indirectly on a semiconductor substrate and an upper wiring layer formed via an interlaminar insulating layer on the lower wiring layer are connected through a via wire formed so as to penetrate the interlaminar insulating layer. By combining a plurality of such wiring structures, the multilayer wiring structure of a semiconductor integrated circuit is formed.

As a method of realizing the multilayer wiring structure by using copper excellent in electro-migration resistance, a dual damascene process is known. In the dual damascene process, a dual damascene structure composed at least of a first etching space formed in a low-dielectric layer on a substrate and a second etching space communicating with the first etching space and different in shape and dimension to those of the first etching space is formed. The above-described wiring structure is realized by embedding a conductive material in the dual damascene structure.

The fundamental dual damascene process is described in more detail by reference to Figs. 1A to 1D and Figs. 2E to 2H.

As illustrated in Fig. 1A, an interlaminar insulating layer 2 is formed on substrate 1. SiO<sub>2</sub>, carbon doped oxide (SiON), spin-on-glass (hereinafter, "SOG") or the like are used as a material for forming the interlaminar insulating layer 2. A resist layer 3 is formed and patterned on the interlaminar insulating layer 2. The interlaminar insulating layer 2 is etched selectively with the patterned resist layer 3 as the mask, and then the resist layer 3 is removed, whereby a wiring groove (trench) 4 is formed as illustrated in Fig. 1B. A barrier metal 5 is then deposited on the surface of the interlaminar insulating layer 2 having the wiring groove 4 formed therein as described above, whereby the adhesion between copper to be embedded in the wiring groove 4 and the interlaminar insulating layer 2 is improved while a barrier metal film for preventing diffusion of copper into the interlaminar insulating layer 2 is formed on the wiring groove 4. As illustrated in Fig. 1C, copper is then embedded in the wiring groove 4 by electrolytic plating etc., to form a lower wiring layer 6.

Copper adhering to the surface of the interlaminar insulating layer 2, and the remaining barrier metal 5, are then removed by chemical polishing (hereinafter, "CMP"), to flatten the surface of the interlaminar insulating layer 2, and then a first low-dielectric layer 7, a first etching stopper film 8, a second low-dielectric layer 9 and a second etching stopper film 10 are laminated thereon in this order. A resist mask 11 having a pattern for forming a via hole is then formed on the second etching stopper film 10. As illustrated in Fig. 1D, the resist mask 11 is used in etching, whereby a via hole 12 penetrating

the second etching stopper film 10, the second low-dielectric body 9, the first etching stopper layer 8 and the first low-dielectric layer 7 and reaching the surface of the lower wiring layer 6 is formed. As illustrated in Fig. 2E, embedded material 13 such as a photoresist material is then charged into the via hole 12. The embedded material 13 is etched back so that as illustrated in Fig. 2F, the material 13 having a desired thickness was left in the bottom of the via hole 12, and a resist mask 14 having a trench-forming pattern is formed on the second etching stopper film 10. As illustrated in 2G, the second etching stopper film 10 and the second low-dielectric layer 9 are etched using the resist mask 14, whereby a trench 15 is formed and simultaneously the embedded material 13 remaining at the bottom of the via hole 12 is removed. Thereafter, copper is embedded in the via hole 12 and the trench 15, to form a via wire 16 and upper wiring layer 17, as illustrated in Fig. 2H. A multilayer wiring structure having the lower layer wiring layer 6 connected electrically through the via wire 16 to the upper wiring layer 17 is thus realized.

In the multilayer wiring structure obtained by the process, the trench corresponds to the first etching space or the second etching space, and the via hole corresponds to the second etching space or the first etching space. In the process illustrated in Fig. 1, therefore, the dual damascene structure is constituted by the trench 15 and the via hole 12 connected to the bottom of the trench 15.

In the method of forming the dual damascene structure, an embedded material is used. The role of the embedded material is as follows. That is, upon etching for forming the trench after forming the via hole, existence of a

exposed portion of the substrate at the bottom of the via hole may cause damage on the lower wiring layer on the substrate by the etching gas for forming the trench, which may result in defects in wiring. The embedded material is thus charged into the via hole to protect the lower wiring layer in  
5 the trench formation step.

As the embedded material, a photoresist composition is conventionally used. However, when such a photoresist composition is charged into the via hole, the composition may form bubbles to cause defect in embedding. It is therefore proposed to use, as a new filler material, a  
10 solution having a heat-crosslinking compound dissolved in an organic solvent. (Japanese Patent Application Laid-open No. 2002-033257)

In the constitution using the organic film as an filler material, there is however a problem that removal of the embedded material remaining in the via hole is not easy after use, thus requiring its removal by oxygen plasma  
15 ashing. In this case, the low-dielectric layer may be damaged by an ashing gas (mainly an oxygen-based gas). The damage includes a change of Si-R bond into Si-OH bond or an increase in dielectric constant (k) in the low-dielectric layer.

A photoresist is used in forming a wiring layer, and exposed to light in  
20 patterning, but there is a known problem that the exposure light is reflected by the surface of the undercoating layer, and the reflected light enters a non-light-exposed region, to reduce the patterning resolution of the resist. A technique of arranging, below the resist layer, an undercoating layer for the purpose of preventing exposure light from being reflected is known, and the  
25 undercoating layer is composed of a resin composition having a high ability to

absorb the exposure light, and plays a role in preventing reflection of exposure light by absorbing patterning light for the upper resist thereby preventing the light from reaching the surface of the undercoating layer. It may be considered that the material for forming the lower anti reflective coating film can also be used as a n embedded material for forming the dual damascene structure. If the anti reflective coating film can be removed without using O<sub>2</sub> plasma ashing, the problem in the dual damascene structure formation method can be solved.

As a material for the anti reflective coating film, various materials have been proposed. For example, a resin composition containing a polymer having an iminosulfonate group and a solvent is proposed. (Japanese Patent Application Laid-open No. H10-319601)

A light-absorbing polymer containing a polymer having a hydroxystyrene unit that has a specific substituent group containing a sulfonate has been developed, (Japanese Patent Application Laid-open No. 2000-512336) and an anti reflective coating film material including the light absorbing polymer and a solvent has been proposed. (Japanese Patent Application Laid-open No. 2000-512402)

The anti reflective coating film material disclosed in the Japanese Patent Application Laid-open No. H10-319601 uses a polymer having an iminosulfonate group as a resin component, and the resin component is insoluble in a stripping solution for photoresist. In the techniques disclosed in the Japanese Patent Application Laid-open No. H10-319601, therefore, the upper photoresist pattern is removed with the stripping solution, and then the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

The resin components disclosed in the Japanese Patent Application Laid-open Nos. 2000-512336 and 2000-512402 are also insoluble in the stripping solution for photoresist so that after the photoresist pattern is removed with the stripping solution, the remaining undercoating layer is removed by O<sub>2</sub> plasma ashing.

Accordingly, even if the conventional anti reflective coating film is employed as the embedded material for forming a dual damascene structure, the problem attributable to removal of the embedded material cannot be solved.

On the other hand, use of a spin-on-glass material as the filler material for forming a dual damascene structure is conceivable. Use of the spin-on-glass material as the filler material is disclosed in for example US Patent No. 6329118. The spin-on-glass material can be removed with a stripping solution, and thus the remaining embedded material can be removed without using O<sub>2</sub> plasma ashing, and the problem of deterioration in the low-dielectric layer can be eliminated.

However, a phenomenon called poisoning that often occurs upon use of the low dielectric layer as the interlaminar insulating layer for supporting the wiring layer is recently problematic in the step of forming the dual damascene structure, and this problem also occurs even upon use of the spin-on-glass material as the filler material or the filler material removable by O<sub>2</sub> plasma ashing, and there is a need for solving it.

The above-described poisoning causes a significant defect in the shape of the second etching space 15 obtained in the wiring formation process illustrated in Fig. 2G. Fig. 3 is a schematic view showing a normal

etching space and an etching space having defect in shape. Fig. 3A is an enlarged plan view of an essential part where the trench (second etching space) 15 can be formed normally without the poisoning phenomenon, and (b) is an enlarged plan view of an essential part where the poisoning phenomenon occurred to cause defects in the shape of the trench (second etching space) 15. In Fig. 3, the same element as in Figs. 1 and 2 is given the same symbol to simplify the description. Fig. 3B is illustrated with relatively higher magnification than Fig. 3A. As illustrated in the figures, the embedded material and the photoresist layer are deteriorated by the poisoning phenomenon due to a basic substance generated from the low-dielectric layer 9, and the resist pattern is formed such that the via hole (first etching space) 12 is covered therewith, and the shape of the trench 15 is significantly deformed.

The above-described poisoning phenomenon occurs easily upon use of the low dielectric layer as the interlaminar insulating layer, and cannot be prevented by the conventional filler material for forming the dual damascene structure. Accordingly, there is demand at present for development of the filler material capable of preventing the poisoning phenomenon while maintaining a property of entering into the etching space and easiness of removal after use in the process for forming a dual damascene structure using a low-dielectric layer.

#### SUMMARY OF THE INVENTION

The present invention has been achieved in order to solve the above problems. A first object of the present invention is to provide an undercoating



material which highly absorbs exposure light and exhibits an excellent resistance to a 2.38 wt% tetramethyl ammonium hydroxide (hereinafter, "TMAH") developing solution used usually in a photoresist development step, and which is removable after use with a photoresist stripping solution to  
5 enable a facile rework treatment of a substrate.

A second object of the present invention is to provide an undercoating material for a silicon bilayer resist which exhibits an excellent resistance to a photoresist developing solution, and which is removable after use with a photoresist stripping solution to enable a facile rework treatment of a  
10 substrate.

A third object of the present invention is to provide an undercoating material for a multilayer resist, which exhibits an excellent resistance to a photoresist developing solution and excellent patterning properties, and which is resistant to an alkaline compound, capable of preventing the adverse  
15 influence of poisoning on a resist pattern, and removable after use with a photoresist stripping solution to enable a facile rework treatment of a substrate.

A fourth object of the present invention is to provide an filler material for forming a dual damascene structure, which is capable of preventing the poisoning phenomenon while maintaining a property of entering into an  
20 etching space and easiness of removal after use.

A further object of the present invention is to provide a wiring formation method using the undercoating material and the filler material.

The present inventors have made an extensive study to solve the  
25 problems, and they have found that a good action and effect can be achieved

by constituting an undercoating material containing, as a resin component, a resin having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy.

5           Further, the present inventors have found that, while a property of entering into an etching space and easiness of removal after use are maintained, the poisoning phenomenon can be prevented by constituting a filler material containing, as a resin component, a resin having at least a substituent group which is capable of releasing a terminal group to form a  
10 sulfonic acid residue upon application of predetermined energy.

That is, an undercoating layer formed using the undercoating material is highly resistant to a 2.38 wt% TMAH developing solution for developing a photoresist layer after exposure to light. Further, upon application of predetermined energy, some terminal groups in the resin component of the  
15 undercoating layer are converted into sulfonic acid groups, thus rendering the undercoating layer compatible with water-soluble amines or quaternary ammonium hydroxide. Since a solution containing such water-soluble amines and quaternary ammonium hydroxide can be used as a photoresist stripping solution, the undercoating layer can also be removed by stripping  
20 treatment of a photoresist or by stripping treatment of a silicon-containing upper photoresist.

When a predetermined energy is applied to the undercoating material for forming an undercoating layer, terminal groups in the component resin of the undercoating layer formed are converted into sulfonic acid groups.  
25 These terminal sulfonic acid groups render the undercoating layer compatible

with water-soluble amines and quaternary ammonium hydroxide. A solution containing such water-soluble amines and quaternary ammonium hydroxide can be used as a resist stripping solution, and thus the undercoating layer can be easily removed with the resist stripping solution without corroding a  
5 low-dielectric layer. The undercoating layer can prevent the deterioration of a resist pattern caused by the poisoning phenomenon.

Accordingly, the present inventors have found that the undercoating layer formed from "the undercoating material containing, as a resin component, a resin having at least a substituent group which is capable of releasing a  
10 terminal group to form a sulfonic acid residue upon application of predetermined energy" is not deteriorated in photoresist development because of high resistance to a 2.38 wt% TMAH developing solution which is used usually in a photoresist development step, and can be easily removed with a photoresist stripping solution thereby not only simplifying the process but also  
15 preventing the deterioration of a dielectric layer in a substrate upon removal treatment.

That is, the undercoating material for lithography according to the present invention (hereinafter, "the first undercoating material of the present invention") is a material for forming an undercoating layer on a semiconductor  
20 substrate before formation of a photoresist for forming a wiring pattern on the substrate, which includes a resin component having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy, and a solvent.

The wiring formation method using the undercoating material  
25 (hereinafter, "the first wiring formation method of the present invention")

includes steps of: forming an undercoating layer using the undercoating material for lithography; forming a photoresist layer on the undercoating layer and subjecting the photoresist layer to exposure and development treatment, to form a predetermined photoresist pattern; removing, by dry etching, an  
5 exposed portion of the undercoating layer not covered with the photoresist pattern, to pattern the undercoating layer; etching the substrate using the photoresist pattern and the patterned undercoating layer as the mask, to form a predetermined wiring pattern; and removing, with a photoresist stripping solution, both the undercoating layer and the photoresist pattern remaining on  
10 the substrate at the same time after formation of the wiring pattern.

The following effects can be achieved by the features of the first undercoating material and the first wiring formation method.

(1) The undercoating material of the present invention is insoluble in a photoresist developing solution. Accordingly, the deterioration of dimensional  
15 regulation inevitable for an undercoating layer capable of removal with the developing solution and attributable to skirting and side etching of a side wall from which the undercoating layer was removed is not problematic.

(2) The undercoating material can be removed with a photoresist stripping solution and is thus preferable as undercoating material used in a lithography  
20 process for a semiconductor substrate having a material poor in resistance to O<sub>2</sub> ashing plasma such as a low dielectric material having a dielectric constant (k) of 3.0 or less laminated thereon.

(3) When re-generation of the substrate is necessary due to deficient lithography, the undercoating layer can be easily removed by wet treatment  
25 with less damage to the substrate, and thus rework treatment for

re-generation of the substrate can be carried out reliably and easily.

The undercoating material for a silicon bilayer resist according to the present invention (hereinafter, "the second undercoating material of the present invention") is an undercoating material for constituting a silicon bilayer resist for accurately forming a wiring layer on a substrate, which includes a  
5 resin component having at least a substituent group which is capable of releasing the terminal group to form the sulfonic acid residue upon application of predetermined energy, and a solvent.

The wiring formation method using this undercoating material  
10 (hereinafter, "the second wiring formation method of the present invention") includes steps of: forming an undercoating layer using the undercoating material for a silicon bilayer resist according to the present invention on a substrate; forming an upper resist layer using a silicon-containing photoresist material on the undercoating layer and subjecting the upper resist layer to  
15 exposure and development treatment, to form an upper layer resist pattern; removing, by dry etching, an exposed portion of the undercoating layer not covered with the upper resist pattern, to form a lower resist pattern; etching the substrate using the upper resist pattern and the lower resist pattern as the mask to form a predetermined wiring pattern; and removing, with a resist  
20 stripping solution, both the lower resist pattern and the upper resist pattern remaining on the substrate at the same time after formation of the wiring pattern.

The following effects can be achieved by the features of the second undercoating material and the second wiring formation method.

25 (1) The undercoating layer of the present invention can be removed with a

photoresist stripping solution and is thus preferable as an undercoating material used in a lithography process for a semiconductor substrate having a material poor in resistance to O<sub>2</sub> ashing plasma such as a low dielectric material having a dielectric constant (k) of 3.0 or less laminated thereon.

- 5 (2) When re-generation of the substrate is necessary due to deficient lithography, the undercoating layer can be easily removed by wet treatment with less damage to the substrate, and thus rework treatment for regeneration of the substrate can be carried out reliably and easily. As a result, the problem of substrate regeneration treatment made difficult by a
- 10 silicon-containing resist or an undercoating layer rendered sparingly soluble by denaturation upon O<sub>2</sub> plasma ashing can be prevented.

As described above, the present inventors have found that the undercoating layer for multilayer resist formed from "the undercoating material containing, as a resin component, a resin having at least a substituent group

15 which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy" is not deteriorated in development of the upper resist layer because of high resistance to a 2.38 wt% TMAH developing solution used usually in a photoresist development step, and can be easily removed with a photoresist stripping solution thereby not only

20 simplifying the process but also preventing deterioration of a dielectric layer of the substrate. Further, the present inventors could find that resist pattern defects attributable to the poisoning phenomenon can be prevented.

That is, the undercoating material for multilayer process according to the present invention (hereinafter, "the third undercoating material of the

25 present invention") is an undercoating material for constituting a lithographic

multilayer resist including at least an undercoating layer, an intermediate layer and a photoresist upper layer as a final pattern for forming a wiring layer accurately on a substrate, which includes a resin component having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid group upon application of predetermined energy, and a solvent.

The wiring formation method using the undercoating material (hereinafter, "the third wiring formation method of the present invention") includes steps of: forming an undercoating layer using the undercoating material for multilayer resist on a substrate; forming an intermediate layer using a silicon oxide film material on the undercoating layer; forming an upper photoresist layer on the intermediate layer and subjecting the upper photoresist layer to exposure and development treatment, to form a predetermined resist pattern; removing, by dry etching, an exposed portion of the intermediate layer not covered with the upper resist pattern, to form an intermediate layer pattern; removing, by dry etching, an exposed portion of the undercoating layer not covered with the intermediate layer resist pattern as the mask, to form an undercoating layer pattern; etching an interlaminar insulating layer on the substrate with the undercoating layer pattern as the mask to form a predetermined wiring pattern; and removing, with a photoresist stripping solution, the undercoating layer pattern remaining on the substrate after formation of the wiring pattern.

The following effects can be achieved by the features of the third undercoating material and the third wiring formation method.

(1) The undercoating layer of the present invention can be removed with a photoresist stripping solution and is thus preferable as an undercoating

material used in a lithography process for a semiconductor substrate having a material poor in resistance to O<sub>2</sub> ashing plasma such as a low dielectric material having a dielectric constant (k) of 3.0 or less laminated thereon.

(2) When recovery of the substrate is necessary due to deficient lithography,

5 the undercoating layer can be easily removed by wet treatment with less damage to the substrate, and thus rework treatment for recovery of the substrate can be carried out reliably and easily. As a result, the problem of substrate regeneration treatment made difficult by a silicon-containing resist or an undercoating layer rendered sparingly soluble by denaturation upon O<sub>2</sub>  
10 plasma ashing can be prevented.

(3) The undercoating layer for multilayer resist and the filler material in the dual damascene process can be commonly used to prevent deterioration of a resist pattern caused by the poisoning phenomenon which tends to occur upon formation of a dual damascene structure in a low-dielectric layer.

15 The present inventors have made further extensive study to solve the problem of the conventional filler material, and have found that, while a property of entering into an etching space and easiness of removal after use are maintained, the poisoning phenomenon can be prevented by constituting the filler material by incorporating, as a resin component, a resin having at  
20 least a substituent group which is capable of releasing a terminal group to form a sulfonic acid group upon application of predetermined energy.

That is, an undercoating layer formed from this filler material is highly resistant to a 2.38 wt% TMAH developing solution for developing a photoresist layer after exposure to light, and upon application of predetermined energy,  
25 some terminal groups in the resin component of the undercoating layer are



converted into sulfonic acid groups, thus rendering the undercoating layer compatible with water-soluble amines or quaternary ammonium hydroxide. A solution containing such water-soluble amines and quaternary ammonium hydroxide can be used as a photoresist stripping solution, and the embedded material in a first etching space can be removed after formation of a second etching space.

Accordingly, the present inventors have found that an embedded material formed from "the filler material containing, as a resin component, a resin having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid group upon application of predetermined energy" is not deteriorated in resist development because of high resistance to a 2.38 wt% TMAH developing solution used usually in a photoresist development step, and can be easily removed with a photoresist stripping solution thereby not only simplifying the process but also preventing the deterioration of a dielectric layer on a substrate upon removal treatment and preventing pattern deterioration due to an alkaline component generated from the low-dielectric layer, to exhibit a high poisoning preventing property.

That is, the filler material for forming a dual damascene structure according to the present invention (hereinafter, "the filler material of the present invention") is a material to be embedded in an etching space for forming a dual damascene structure composed at least of a first etching space formed in a low dielectric layer on a substrate and a second etching space communicating with the first etching space and different in shape and dimension to those of the first etching space, which includes a resin component having at least a substituent group which is capable of releasing a

terminal group to form a sulfonic acid group upon application of predetermined energy, and a solvent.

The method of forming a dual damascene structure using the filler material (hereinafter, "the fourth wiring formation method of the present invention") includes steps of: laminating an interlaminar insulating layer including at least a low-dielectric layer, on a substrate having a metal layer; forming a photoresist layer on the interlaminar insulating layer and subjecting the photoresist layer to patterned exposure and development treatment, to form a photoresist pattern; etching the interlaminar insulating layer with the photoresist pattern as the mask to form a first etching space in the interlaminar insulating layer; applying the filler material of the present invention onto the interlaminar insulating layer thereby forming an embedded material layer and simultaneously charging the embedded material into the first etching space; forming a photoresist layer on the embedded material layer, irradiating the photoresist layer with patterned light and developing it with an alkaline developing solution to form a photoresist pattern; performing etching using the photoresist pattern as the mask to remove the interlaminar insulating layer on the first etching space in a predetermined pattern to form a second etching space communicating with the first etching space; and removing, with a stripping solution, the embedded material remaining on the second etching space.

In the constitution described above, the first etching space indicates a trench or a via hole, and the second etching space indicates a via hole or a trench.

The following effects can be achieved by the features of the filler

material of the present invention and the fourth wiring formation method of the present invention.

(1) The filler material used in the present invention is highly resistant to a gaseous and/or liquid alkaline component generated from a low-dielectric layer in the step of patterning the photoresist, and can thus prevent the poisoning phenomenon causing defects in the photoresist pattern by the alkaline component, whereby the etching space of dual damascene structure can be patterned with excellent dimensional stability.

(2) The embedded material can be removed with a photoresist stripping solution, and can thus be used preferably as an embedded material in an etching space used in a lithography process for dual damascene in a semiconductor substrate having a material poor in resistance to O<sub>2</sub> ashing plasma such as a low dielectric material having a dielectric constant (k) of 3.0 or less laminated thereon, whereby the low dielectric constant of the low-dielectric layer can be maintained in a suitable range after formation of a wiring layer.

The other objects, features, and advantages of the present invention are specifically set forth in or will become apparent from the following detailed descriptions of the invention when read in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 explains a wiring formation method by a dual damascene process using a conventional filler material, wherein 1A to 1D are formation diagrams of a wiring structure by lithography;

Fig. 2 explains a subsequent wiring formation method to that of Fig. 1, wherein 2E to 2H are formation diagrams of a wiring structure by lithography following that of Fig. 1D;

Fig. 3 explains a poisoning phenomenon which occurs upon formation of a dual damascene structure in a low-dielectric layer, wherein 3A is a plan view of an essential part of an etching space pattern where normal patterning was carried out without generating the poisoning phenomenon, and 3B is a plan view of an essential part of an etching space pattern where the poisoning phenomenon occurred to cause defects in patterning;

Fig. 4 explains a first wiring formation method using the first undercoating material of the present invention, wherein 4A to 4E are formation diagrams of a wiring structure by lithography;

Fig. 5 explains a second wiring formation method using the undercoating material for silicon bilayer resist process according to the present invention (the second undercoating material), wherein 5A to 5E are formation diagrams of a wiring structure by lithography;

Fig. 6 explains a third wiring formation method using the undercoating material for multilayer process according to the present invention (the third undercoating material), wherein 6A to 6D are the former part of the diagrams for forming a wiring structure by lithography;

Fig. 7 explains a third wiring formation method using the undercoating material for multilayer process according to the present invention (third undercoating material), wherein 7E to 7F are the latter part of the diagrams for forming a wiring structure by lithography, following that of Fig. 6D;

Fig. 8 explains the wiring formation method by dual damascene

process using the filler material of the present invention (the fourth wiring formation method), wherein 8A to 8D are formation diagrams of a wiring structure by lithography;

Fig. 9 explains the subsequent wiring formation method to that of Fig. 8, wherein 9E to 9I are formation diagrams of a wiring structure by lithography following that of Fig. 8D; and

Fig. 10 explains an example of the third wiring formation method using the undercoating material for multilayer process according to the present invention (the third undercoating material) applied to the formation of the dual damascene structure, wherein 10A to 10E are formation diagrams of a dual damascene structure.

#### DETAILED DESCRIPTIONS

As described above, the first undercoating material (the undercoating material for lithography) is characterized by containing a resin component having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy, and a solvent.


As described above, the second undercoating material (the undercoating material for silicon bilayer resist process) is characterized by containing a resin component having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy, and a solvent.

As described above, the third undercoating material (the undercoating material for multilayer process) is characterized by containing a resin

component having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy, and a solvent.

As described above, the filler material of the present invention (the  
5 filler material for forming a dual damascene structure) is characterized by containing a resin component having at least a substituent group which is capable of releasing a terminal group to form a sulfonic acid residue upon application of predetermined energy, and a solvent.

In the first, second and third undercoating material and the filler  
10 material, the resin component may be characterized by having at least a repeating unit represented by the following formula (1):



... (1)

15 wherein n is an integer of 1 or more, X represents a C1 to C10 linear or branched alkyl chain, an aromatic or alicyclic alkyl chain or an alkyl ester chain, and Y is a substituent group which is capable of forming a sulfonic acid residue upon application of the predetermined energy.

The predetermined energy applied to form the sulfonic acid residue  
20 may be, for example, heat treatment at 80°C or more which may result in generation of sulfonic acid residue. Application of such predetermined energy may be enforced by synergistic action of heat and an alkali in stripping treatment.

The substituent group Y in the formula (1) may preferably be  $-\text{SO}_3\text{R}_1$  or  $-\text{SO}_3^-\text{R}_2^+$  whereupon  $\text{R}_1$  and  $\text{R}_2$  each represent a monovalent organic group.

The organic group  $\text{R}_1$  may preferably be one member selected from  
5 the group consisting of a C1 to C10 alkyl group and hydroxyalkyl group.

The organic group  $\text{R}_2$  may preferably be at least one member selected from the group consisting of alkanolamine and alkylamine.


The resin component having at least a substituent group which is capable of releasing the terminal group to form the sulfonic acid residue upon  
10 application of the predetermined energy may preferably be a copolymer or a mixed resin containing any of the aforementioned resin component, and acrylic acid or methacrylic acid or a derivative thereof.

When the copolymer or mixed resin is used as the resin component, the polymerization ratio or mixing ratio is not particularly limited in such a  
15 range that the copolymer or mixed resin is resistant to the 2.38 wt% TMAH developing solution and can be removed with the resist stripping solution.

The resin component having at least a substituent group which is capable of releasing the terminal group to form the sulfonic acid residue upon application of the predetermined energy may be a resin component consisting  
20 of:

a copolymer of the copolymer or the mixed resin of any of the aforementioned resin component and acrylic acid or methacrylic acid or a derivative thereof, and the repeating unit represented by the following formula  
(2):

25



... (2)

wherein n is an integer of 1 or more, R<sub>3</sub> is at least one member selected from  
 5 the group consisting of a hydrogen atom, a fluorine atom, a hydroxyl group, a  
 carboxyl group, a C1 to C5 hydroxyalkyl group and a C1 to C5 alkoxyalkyl  
 group, and Z represents a C1 to C10 linear or branched alkyl chain, an  
 aromatic or alicyclic linear alkyl chain or alkyl ester chain; or

a mixed resin of the copolymer or the mixed resin of any of the  
 10 aforementioned resin component and acrylic acid or methacrylic acid or a  
 derivative thereof, together with a resin compound having the repeating unit  
 represented by the formula (2).

When a copolymer is prepared using the derivative of the formula (2),  
 and the copolymer is used as a resin component to form an undercoating  
 15 material, anthracene is contained in a unit of the resin component, which is  
 preferable because anthracene has high absorption characteristics in  
 lithography particularly using a KrF excimer laser.

The solvent used in the undercoating material of the present invention  
 may be those without particular limitation which is used in conventional  
 20 undercoating materials.

Specifically, the solvent may include, for example, ketones such as



acetone, methyl ethyl ketone, cyclopentanone, cyclohexanone, methyl isoamyl ketone, 2-heptanone and 1,1,1-trimethyl acetone; polyvalent alcohols such as ethylene glycol, ethylene glycol monomethyl ether, ethylene glycol monoethyl ether, ethylene glycol monobutyl ether, ethylene glycol monoacetate, ethylene glycol monomethyl ether acetate, ethylene glycol monoethyl ether acetate, diethylene glycol, diethylene glycol monoacetate, diethylene glycol monomethyl ether, diethylene glycol monoethyl ether, diethylene glycol monobutyl ether, propylene glycol, propylene glycol monomethyl ether, dipropylene glycol monomethyl ether, glycerine, 1,2-butylene glycol, 1,3-butylene glycol and 2,3-butylene glycol, as well as derivatives thereof; cyclic ethers such as dioxane; esters such as ethyl lactate, methyl acetate, ethyl acetate, butyl acetate, methyl pyruvate, ethyl pyruvate, methyl 3-methoxypropionate and ethyl 3-ethoxypropionate; sulfoxides such as dimethyl sulfoxide; sulfones such as dimethyl sulfone, diethyl sulfone, bis(2-hydroxyethyl)sulfone and tetramethylene sulfone; amides such as N,N-dimethylformamide, N-methylformamide, N,N-dimethylacetamide, N-methylacetamide and N,N-diethylacetamide; lactams such as N-methyl-2-pyrrolidone, N-ethyl-2-pyrrolidone, N-hydroxymethyl-2-pyrrolidone and N-hydroxyethyl-2-pyrrolidone; lactones such as  $\beta$ -propiolactone,  $\gamma$ -butyrolactone,  $\gamma$ -valerolactone,  $\delta$ -valerolactone,  $\gamma$ -caprolactone and  $\epsilon$ -caprolactone; imidazolidinones such as 1,3-dimethyl-2-imidazolidinone, 1,3-diethyl-2-imidazolidinone and 1,3-diisopropyl-2-imidazolidinone; and so on. These can be used alone or as a mixture of two or more thereof.

The undercoating material according to the present invention may contain a crosslinking agent. The crosslinking agent is not particularly limited

insofar as it can crosslink the resin component used in the present invention, but it is preferably a nitrogen-containing compound containing amino groups and/or imino groups wherein at least two hydrogen atoms in all amino groups and/or imino groups were replaced by hydroxyalkyl groups and/or alkoxyalkyl groups.

The number of the substituent groups on the nitrogen-containing compound shall be two or more, and substantially six or less.

Examples of the crosslinking agent may include melamine compounds, urea compounds, guanamine compounds, acetoguanamine compounds, benzoguanamine compounds, glycoluril compounds, succinylamide compounds and ethylene urea compounds, wherein at least two hydrogen atoms in amino groups and/or imino groups were replaced by methylol groups and/or alkoxymethyl groups.

These nitrogen-containing compounds may be obtained for example by converting the melamine compounds, urea compounds, guanamine compounds, acetoguanamine compounds, benzoguanamine compounds, glycoluril compounds, succinylamide compounds or ethylene urea compounds into their corresponding methylol derivatives by reaction with formalin in boiling water, or by converting them into the corresponding alkoxides by reaction with lower alcohols such as methanol, ethanol, n-propanol, isopropanol, n-butanol or isobutanol.

The crosslinking agent is preferably a condensation product of the hydroxyalkyl group and/or alkoxyalkyl group with a monohydroxy monocarboxylic acid in order to achieve an effect of improving the shape of a lower part of the resist pattern (prevention of footing).

The monohydroxy monocarboxylic acid is preferably the one having a hydroxyl group and a carboxyl group bound to the same carbon atom or to two adjacent carbon atoms respectively in order to prevent footing.

When the condensation product with a monohydroxy monocarboxylic acid is used, a reaction product obtained by reacting the monohydroxy carboxylic acid in an amount of 0.01 to 6 moles, preferably 0.1 to 5 moles, per mole of the crosslinking agent before condensation, is preferably used to achieve an effect of preventing footing. The condensation reaction may be carried out in accordance with a conventional method.

10 In the first, the second, and the third undercoating materials and the filler material according to the invention, one species of the crosslinking agent may be used, or two or more species of the crosslinking agents may be used as a mixture.

A highly light-absorbing component, an acidic compound and a surfactant may be added if necessary to the first undercoating material and the filler material in the invention. A highly light-absorbing component, an acidic compound and a surfactant may be added if necessary to the second and the third undercoating materials in the invention.

The effect of the highly light-absorbing component added lies in further improvements in exposure light absorption characteristics. The highly light-absorbing component is not particularly limited insofar as it has high absorption characteristics for exposure light on the photoresist layer thereby preventing a standing wave generated by reflection of exposure light on the substrate or irregular reflection caused by an uneven surface of the substrate.

25 Examples of such compounds may include salicylate compounds,

benzophenone compounds, benzotriazole compounds, cyanoacrylate compounds, azo compounds, polyene compounds, anthraquinone compounds, sulfone compounds (preferably bisphenylsulfone compounds), sulfoxide compounds (bisphenylsulfoxide compounds) and anthracene compounds.

5 These compounds may be used alone or as a mixture of two or more thereof.

In particular, the anthracene compounds, bisphenylsulfone compounds, bisphenylsulfoxide compounds and benzophenone compounds having at least one substituent group selected from the group consisting of a hydroxyl group, a hydroxyalkyl group, an alkoxyalkyl group and a carboxyl  
10 group have high absorption characteristics, and therefore, at least one member selected from these compounds is preferably used. Particularly preferable among these compounds are for example the anthracene compounds or bisphenylsulfone compounds. These compounds may be used alone or as a mixture of two or more thereof.

15 The effect of the acidic compound added lies in improvement of the footing-preventing properties. The acidic compound may include organic or inorganic acids having a sulfur-containing acid residue, or esters thereof, and compounds generating an acid with active rays (acid generators, for example onium salts) etc. The amount of the acidic compound blended may be 30  
20 parts by weight or less, preferably 20 parts by weight or less, based on 100 parts by weight of the total solid content in the first undercoating material and the filler material in the invention, or the amount of the acidic compound may be 0.01 to 30 parts by weight, preferably 0.1 to 20 parts by weight, based on 100 parts by weight of the total solid content in the second and the third  
25 undercoating materials of the present invention. When the amount is too

small, the effect of the acidic compound added cannot be obtained, while when the amount is higher than the above range, a bite may occur in a lower part of a resist pattern.

The effect of the surfactant added is to improve the coating properties  
5 of the undercoating material or to improve the coating properties of the filler material and the property of the filler material to enter into an etching space. The surfactant may include fluorine type surfactants such as Surflon SC-103 and SR-100 (both by Asahi Glass Co., Ltd.), EF-351 (Touhoku Hiryo Corporation), Florard Fc-431, Florard Fc-135, Florard Fc-98, Florard Fc-430,  
10 Florard Fc-176 (foregoing by Sumitomo 3M Limited), and Megafack R-08 (Dainippon Ink and Chemicals, Incorporated).

The amount of the surfactant added is determined preferably in the range of less than 200 parts per million based on the whole total solid content of the undercoating material.

15 The first wiring formation method of the present invention will be described again in more detail by reference to Fig. 4. In the first wiring formation method of the present invention, an undercoating layer 102 is formed using the undercoating material for lithography according to the present invention on a semiconductor substrate 101 having a dielectric layer  
20 101b laminated on substrate 101a such as silicon wafer (an undercoating layer formation step (a)).

Subsequently, a photoresist layer 103 is formed on the undercoating layer 102. The photoresist layer 103 is subjected to exposure and development treatment, to form a predetermined photoresist pattern 4  
25 (photoresist pattern formation step (b)).

An exposed portion of the undercoating layer 102 which is not covered with the photoresist pattern 104 is removed by dry etching (undercoating layer patterning step (c)).

5 The dielectric layer 101b of the substrate 101 is etched using the photoresist pattern 104 and the patterned undercoating layer 102 as the mask to form a predetermined wiring pattern 105 (wiring pattern formation step (d)).

Both the undercoating layer 102 and the photoresist pattern 104 remaining on the substrate 1 after forming the wiring pattern 105 are simultaneously removed with a photoresist stripping solution (undercoating  
10 layer removal step (e)).

The wiring formation method of the present invention includes the steps (a) to (e). For example, a conductive material is embedded in the wiring pattern 105, whereby a wiring layer is formed. The simplest wiring structure is assumed in the description of this method, but as a matter of  
15 course, the method of the present invention is also applicable to a multilayer wiring structure including a plurality of layers wherein upper and lower ones of them are electrically connected to each other through a via wire. In the constitution of the method of this invention, minimum necessary steps are shown. In this method, a damascene process is assumed, but when a  
20 multilayer structure is desired, a dual damascene process will be inevitably used. In the dual damascene process, a wiring groove called a trench and a via hole are continuously formed. The trench may be first formed and then the via hole may be formed, or the via hole may be first formed and then the trench may be formed. The present invention is applicable to either case.

25 Subsequently, the second wiring formation method of the present

invention will be described again in more detail by reference to Fig. 5. In the second wiring formation method of the present invention, an undercoating layer 202 is formed using the undercoating material for silicon-containing 202 layer resist according to the present invention on a semiconductor substrate 5 201 having at least a dielectric layer 201b laminated on substrate 201a such as silicon wafer (undercoating layer formation step (a)).

Subsequently, an upper resist layer 203 consisting of a silicon-containing photoresist material on the undercoating layer 202. The upper resist layer 203 is then subjected to exposure and development 10 treatment, to form a predetermined photoresist pattern 4 (upper resist pattern formation step (b)).

An exposed portion of the undercoating layer 202 which is not covered with the upper resist pattern 204 is removed by dry etching, to form a lower resist pattern 205 (lower resist pattern formation step (c)).

15 The dielectric layer 201b of the substrate 201 is etched using the upper resist pattern 204 and the lower resist pattern 205 as the mask to form a predetermined wiring pattern 206 (wiring pattern formation step (d)).

Both the lower resist pattern 205 and the upper resist pattern 204 remaining on the substrate 201 after formation of the wiring pattern 206 is 20 simultaneously removed by the photoresist stripping solution (resist pattern removal step (e)).

The wiring formation method of the present invention includes the steps (a) to (e). For example, a conductive material may be embedded in the wiring pattern 206, whereby a wiring layer is formed. The simplest wiring 25 structure is assumed in the description of this method, but as a matter of

course, the method of the present invention is also applicable to a multilayer wiring structure including a plurality of layers wherein upper and lower ones of them are electrically connected to each other through a via wire. In the constitution of the method of this invention, minimum necessary steps are  
5 shown. In this method, a damascene process is assumed, but when a multilayer structure is desired, a dual damascene process will be inevitably used. In the dual damascene process, a wiring groove called a trench and a via hole are continuously formed. The trench may be first formed and then the via hole may be formed, or the via hole may be first formed and then the  
10 trench may be formed. The present invention is applicable to either case.

Subsequently, the third wiring formation method of the present invention will be described in more detail by reference to Figs. 6A to 6D and Figs. 7E to 7H. In the third wiring formation method of the present invention, a thick undercoating layer 302 is formed using the lower multilayer resist layer  
15 material of the present invention on a semiconductor substrate 301 having a dielectric layer 301b laminated on a substrate 301a such as silicon wafer (undercoating layer formation step (a)) as illustrated in Fig. 6A.

An intermediate layer 303 is then formed using a spin-on-glass material on the undercoating layer 302 (intermediate layer formation step (b))  
20 as illustrated in Fig. 6B.

An upper resist layer 304 consisting of a photoresist material is then formed on the intermediate layer 303. The upper resist layer 304 is subjected to exposure and development treatment, to form a predetermined photoresist pattern 305 (upper resist pattern formation step (c)) as illustrated  
25 in Fig. 6C.



The intermediate layer 303 is then processed by the dry etching using the upper resist pattern 305 as the mask, to form an intermediate layer pattern 306 (intermediate layer pattern formation step (d)) as illustrated in Fig. 6D.

5 The undercoating layer 302 is then processed by dry etching using the intermediate layer pattern 306 as the mask, to form an undercoating layer pattern 307 (undercoating layer pattern formation step (e)) as illustrated in Fig. 7E.

The dielectric layer 301b of the substrate 301 is then etched using the undercoating layer pattern 307 as the mask, to form a predetermined wiring  
10 pattern 308 (wiring pattern formation step (f)) as illustrated in Fig. 7F.

The lower resist pattern 307 remaining on the substrate 301 after formation of the wiring pattern 306 is then removed by the photoresist stripping solution (resist pattern removal step (g)) as illustrated in Fig. 7G.

Finally, on the wiring pattern 308, a conductive material is deposited  
15 by a gaseous phase process, or a conductive material is embedded therein, thereby a wiring layer 309 is formed (wiring layer formation step (h)) as illustrated in Fig. 7H.

The third wiring formation method of the present invention includes at least the steps (a) to (g). The simplest wiring structure is assumed in the  
20 description of this method, but as a matter of course, the method of the present invention is also applicable to a multilayer wiring structure including a plurality of layers wherein upper and lower ones of them are electrically connected to each other through a via wire. In the constitution of the method of this invention, minimum necessary steps are shown. In this method, a  
25 damascene process is assumed, but when a multilayer structure is desired, a

dual damascene process will be inevitably used. In the dual damascene process, a wiring groove called a trench and a via hole are continuously formed. The trench may be first formed and then the via hole may be formed, or the via hole may be first formed and then the trench may be formed. The present invention is applicable to either case.

Subsequently, one example of the fourth wiring formation method of the present invention (dual damascene structure formation method) will be described in more detail by reference to Fig. 8A to 8D and Fig. 9E to 9I.

A low-dielectric layer (interlaminar insulating layer) 402 is formed on substrate 401, as illustrated in Fig. 8A. A resist layer 403 is formed and patterned on the low-dielectric layer 402. The low-dielectric layer 402 is etched selectively using the patterned resist layer 403 as the mask, and then the resist layer 403 is removed, whereby a wiring groove (trench) 404 is formed as illustrated in Fig. 8B. A barrier metal 405 is then deposited on the surface of the low-dielectric layer 402 having the wiring groove 404 formed therein as described above, to form a barrier metal film inside the wiring groove 404. By the film, the adhesion between copper to be embedded in the wiring groove 404 and the low-dielectric layer 402 is improved, and diffusion of copper into the low-dielectric layer 402 is prevented. As illustrated in Fig. 8C, copper is then embedded in the wiring groove 404 by electrolytic plating etc., to form a lower wiring layer 406.

Copper adhering to the surface of the low-dielectric layer 402, and the remaining barrier metal 405 are then removed by CMP, to flatten the surface of the low-dielectric layer 402. A first low-dielectric layer 407, a first etching stopper film 408, a second low-dielectric layer 409 and a second etching

stopper film 410 are laminated in this order thereon (interlaminar insulating layer formation step).

An anti reflective coating film 411 is then formed on the second etching stopper film 410. A resist is applied onto the anti reflective coating film 411 and then subjected to patterning for formation of a via hole to form a resist mask 412. As illustrated in Fig. 8D, the resist mask 412 is then used in etching, whereby a via hole 413 penetrating the anti reflective coating film 411, the second etching stopper film 410, the second dielectric layer 409, the first etching stopper layer 408, and the first dielectric layer 407 and reaching the surface of the lower layer wiring layer 406 is formed (first etching space formation step).

Subsequently, the resist mask 412 and the anti reflective coating film 411 are removed, and as illustrated in Fig. 9E, the filler material for forming the dual damascene structure of the present invention is applied onto the second etching stopper 410, and embedded in the first etching space 413, to form the embedded material layer 414a as well as the embedded material 414b in the first etching space 413 (embedding step).

As illustrated in Fig. 9F, an anti reflective coating film 415 capable of processing with dry etching is laminated on the embedded material layer 414, then a trench-forming photoresist is applied on the anti reflective coating layer 415, and the photoresist layer is irradiated with pattern light and developed with an alkaline developing solution to form a photoresist pattern 416 (photoresist pattern formation step).

An exposed portion of the anti reflective coating film 415 not covered with the resist pattern 416 is then processed by dry etching with the resist

pattern 416 as the mask. The resist pattern 416 is used in etching the second etching stopper film 410 and the second low-dielectric layer 409 to form a trench 417 as illustrated in Fig. 9G (second etching space formation step).

5           Thereafter, the embedded material 414a in the via hole 413, together with both the photoresist pattern 416 and the anti reflective coating film 415, is completely removed with a stripping solution. At this point, a dual damascene structure including the trench 417 and the via hole 413 is formed as illustrated in Fig. 9H.

10           Subsequently, copper is embedded in the via hole 413 and the trench 417 to form a via wire 418 and upper wiring layer 419 simultaneously as illustrated in Fig. 9I. A multilayer wiring structure having the lower wiring layer 406 connected through the via wire 418 to the upper layer wiring layer 419 is thus realized.

15           In the above description, the via hole is first formed, but the trench may be first formed, and it is evident that the present invention is applicable to either case.

          In the above description, the step of forming the anti reflective coating film 415 is arranged after the embedding step, and the step of processing the anti reflective coating film using the photoresist pattern 416 as the mask is  
20           arranged after the step of forming the photoresist pattern 416, but these are not particularly essential steps in the method of the present invention. However, when the anti reflective coating film 415 is provided, exposure light or heating energy for forming the resist pattern 416 can be prevented from  
25           exerting adverse influence on the low-dielectric layer 409, thus preventing

occurrence of the poisoning phenomenon more reliably.

Preferably, the photoresist stripping solution used in the undercoating layer removal step (e) in the first wiring formation method, the resist pattern removal step (e) in the second wiring formation method, the undercoating layer pattern removal step (g) in the third wiring formation method, and the embedded material removal step (h) in the fourth wiring formation method contains at least one member selected from the group consisting of a water-soluble amine and quaternary ammonium hydroxide. A photoresist stripping solution containing the quaternary ammonium hydroxide is particularly preferably used.

The water-soluble amine is at least one member selected from the group consisting of alkanolamine and alkylamine.

The stripping agent in a system containing the amine-based stripping solution may further be blended with a non-amine-based water-soluble organic solvent, water, a preservative, a surfactant, etc.

The non-amine-based water-soluble organic solvent may include, for example, sulfoxides such as dimethyl sulfoxide; sulfones such as dimethyl sulfone, diethyl sulfone, bis(2-hydroxyethyl)sulfone and tetramethylene sulfone; amides such as N,N-dimethylformamide, N-methylformamide, N,N-dimethylacetamide, N-methylacetamide and N,N-diethylacetamide; lactams such as N-methyl-2-pyrrolidone, N-ethyl-2-pyrrolidone, N-hydroxymethyl-2-pyrrolidone and N-hydroxyethyl-2-pyrrolidone; lactones such as  $\beta$ -propiolactone,  $\gamma$ -butyrolactone,  $\gamma$ -valerolactone,  $\delta$ -valerolactone,  $\gamma$ -caprolactone and  $\epsilon$ -caprolactone; imidazolidinones such as 1,3-dimethyl-2-imidazolidinone, 1,3-diethyl-2-imidazolidinone and

1,3-diisopropyl-2-imidazolidinone; polyvalent alcohols such as ethylene glycol, ethylene glycol monomethyl ether, ethylene glycol monoethyl ether, ethylene glycol monobutyl ether, ethylene glycol monoacetate, ethylene glycol monomethyl ether acetate, ethylene glycol monoethyl ether acetate, 5 diethylene glycol, diethylene glycol monoacetate, diethylene glycol monomethyl ether, diethylene glycol monoethyl ether, diethylene glycol monobutyl ether, propylene glycol, propylene glycol monomethyl ether, dipropylene glycol monomethyl ether, glycerine, 1,2-butylene glycol, 1,3-butylene glycol and 2,3-butylene glycol; and derivatives thereof. These 10 can be used alone or as a mixture of two or more thereof.

In the method of the present invention, a step of contacting the undercoating layer with ozone water and/or hydrogen peroxide water may be arranged before the stripping treatment of the undercoating layer. Ozone water is preferably pure water containing an ozone gas dissolved therein 15 which is produced by a method such as bubbling. The concentration of ozone may be from 1 part per million to saturation concentration, and hydrogen peroxide water may be an aqueous solution containing hydrogen peroxide at a concentration of 0.1 to 60% by weight. The contact method may include a dipping method, a puddle method, a shower method, etc. By 20 conducting such pre-treatment, the first wiring formation method can improve performance for removing the undercoating layer and the photoresist layer, and the second and the third wiring formation methods can improve performance for removing the undercoating layer and the upper resist layer.

In the first and the fourth wiring formation methods of the present 25 invention, the photoresist composition for forming the photoresist layer is not


particularly limited, and the photoresist composition may be any of photoresist compositions used generally with i- and g-line from a mercury lamp and exposure light from a KrF excimer laser, ArF excimer laser, and F<sub>2</sub> excimer laser.

5           As the silicon-containing photoresist composition for forming the upper resist layer in the second wiring formation method of the present invention, the one described in the Japanese Patent Application Laid-open No. 2002-033257 may be used in an analogous manner.

          In the photoresist composition for forming the upper resist layer in the  
10   third wiring method of the present invention, a photoresist material used conventionally with KrF, ArF, and F<sub>2</sub> excimer lasers or with electron beam may be used in a usual manner.

          In the first to the fourth wiring formation methods of the present invention, exposure and development treatment can be carried out using a  
15   conventional process in usual lithography.

          In the third wiring formation method of the present invention, the silicon oxide film material for forming the intermediate layer may be selected from various silicon-containing polymers. In particular, a spin-on-glass material may be preferably used. The spin-on-glass material may be a  
20   material obtained by hydrolyzing, with the action of an acid in the presence of water, at least one compound selected from compounds represented by the following formulae:




          wherein R<sup>1</sup>, R<sup>2</sup>, R<sup>3</sup>, and R<sup>4</sup> independently represent a C1 to C4 alkyl group or  
25   a phenyl group, and each of a, b, c, and d is an integer satisfying the following

relationships:  $0 \leq a \leq 4$ ,  $0 \leq b \leq 4$ ;  $0 \leq c \leq 4$ ,  $0 \leq d \leq 4$ ; and  $a + b + c + d = 4$ ,



wherein  $R^5$  represents a hydrogen atom or a C1 to C4 alkyl group,  $R^6$ ,  $R^7$ , and  $R^8$  each represent a C1 to C3 alkyl group or a phenyl group, and each of e, f,

5 and g is an integer satisfying the following relationships:  $0 \leq e \leq 3$ ;  $0 \leq f \leq 3$ ;  $0 \leq g \leq 3$ ; and  $e + f + g = 3$ ,



wherein  $R^9$  and  $R^{10}$  each represent a hydrogen atom or a C1 to C4 alkyl group,  $R^{11}$  and  $R^{12}$  each represent a C1 to C3 alkyl group or a phenyl group, and

10 each of h and i is an integer satisfying the following relationships:  $0 \leq h \leq 2$ ;  $0 \leq i \leq 2$ ; and  $h + i = 2$ .

The compound (A) may include, for example, tetraalkoxy silane such as tetramethoxy silane, tetraethoxy silane, tetrapropoxy silane, tetrabutoxy silane, tetraphenyloxy silane, trimethoxymonoethoxy silane,

15 dimethoxydiethoxy silane, triethoxymonomethoxy silane, trimethoxymonopropoxy silane, monomethoxytributoxy silane, monomethoxytriphenyloxy silane, dimethoxydipropoxy silane, tripropoxymonomethoxy silane, trimethoxymonobutoxy silane, dimethoxydibutoxy silane, triethoxymonopropoxy silane, diethoxydipropoxy  
20 silane, tributoxymonopropoxy silane, dimethoxymonoethoxymonobutoxy silane, diethoxymonomethoxymonobutoxy silane, diethoxymonopropoxymonobutoxy silane, dipropoxymonomethoxymonoethoxy silane, dipropoxymonomethoxymonobutoxy silane,  
25 dipropoxymonoethoxymonobutoxy silane, dibutoxymonomethoxymonoethoxy



silane, dibutoxymonoethoxymonopropoxy silane, and monomethoxymonoethoxypropoxymonobutoxy silane, or oligomers thereof, among which tetramethoxy silane, tetraethoxy silane or oligomers thereof are preferable.

- 5           The compound (B) may include, for example, trimethoxy silane, triethoxy silane, tripropoxy silane, triphenyloxy silane, dimethoxymonoethoxy silane, diethoxymonomethoxy silane, dipropoxymonomethoxy silane, dipropoxymonoethoxy silane, diphenyloxydimonomethoxy silane, diphenyloxymonoethoxy silane, diphenyloxymonopropoxy silane, methoxyethoxypropoxy silane, monopropoxydimethoxy silane, monopropoxydiethoxy silane, monobutoxydimethoxy silane, monophenyloxydiethoxy silane, methyltrimethoxy silane, methyltriethoxy silane, methyltripropoxy silane, ethyltrimethoxy silane, ethyltripropoxy silane, ethyltriphenyloxy silane, propyltrimethoxy silane, propyltriethoxy silane, propyltriphenyloxy silane, butyltrimethoxy silane, butyltriethoxy silane, butyltripropoxy silane, butyltriphenyloxy silane, methylmonomethoxydiethoxy silane, ethylmonomethoxydiethoxy silane, propylmonomethoxydiethoxy silane, butylmonomethoxydiethoxy silane, methylmonomethoxydipropoxy silane, methylmonomethoxydiphenyloxy silane, ethylmonomethoxydipropoxy silane, ethylmonomethoxydiphenyloxy silane, propylmonomethoxydipropoxy silane, propylmonomethoxydiphenyloxy silane, butylmonomethoxydipropoxy silane, butylmonomethoxydiphenyloxy silane, methylmethoxyethylpropoxy silane, propylmethoxyethoxypropoxy silane, butylmethoxyethoxypropoxy silane, methylmonomethoxymonoethoxymonobutoxy silane, ethylmonomethoxymonoethoxymonobutoxy silane,
- 10
- 15
- 20
- 25

propylmonomethoxymonoethoxymonobutoxy silane, and butylmonomethoxymonoethoxymonobutoxy silane, among which trimethoxy silane and triethoxy silane are preferable.

The compound (C) may include, for example, dimethoxy silane,  
5 diethoxy silane, dipropoxy silane, diphenyloxy silane, methoxyethoxy silane, methoxypropoxy silane, methoxyphenyloxy silane, ethoxypropoxy silane, ethoxyphenyloxy silane, methyldimethoxy silane, methylmethoxyethoxy silane, methyldiethoxy silane, methylmethoxypropoxy silane, methylmethoxyphenyloxy silane, ethyldipropoxy silane, ethylmethoxypropoxy  
10 silane, ethyldiphenyloxy silane, propyldimethoxy silane, propylmethoxyethoxy silane, propylethoxypropoxy silane, propyldiethoxy silane, propyldiphenyloxy silane, butyldimethoxy silane, butylmethoxyethoxy silane, butyldiethoxy silane, butylethoxypropoxy silane, butyldipropoxy silane, butylmethylphenyloxy silane, dimethyldimethoxy silane, dimethylmethoxyethoxy silane, dimethyldiethoxy  
15 silane, dimethyldiphenyloxy silane, dimethylethoxypropoxy silane, dimethyldipropoxy silane, diethyldimethoxy silane, diethylmethoxypropoxy silane, diethyldiethoxypropoxy silane, dipropoxydimethoxy silane, dipropyldiethoxy silane, dipropyldiphenyloxy silane, dibutyldimethoxy silane, dibutyldiethoxy silane, dibutyldipropoxy silane, dibutylmethoxyphenyloxy  
20 silane, methylethyldimethoxy silane, methylethyldiethoxy silane, methylethyldipropoxy silane, methylethyldiphenyloxy silane, methylpropyldimethoxy silane, methylpropyldiethoxy silane, methylbutyldimethoxysilane, methylbutyldiethoxy silane, methylbutyldipropoxy silane, methylethylethoxypropoxy silane, ethylpropyldimethoxy silane,  
25 ethylpropylmethoxyethoxy silane, dipropyldimethoxy silane,

dipropylmethoxyethoxy silane, propylbutyldimethoxy silane, propylbutyldiethoxy silane, dibutylmethoxypropoxy silane, and butylethoxypropoxy silane, among which dimethoxy silane, diethoxy silane and methyldimethoxy silane are preferable.

5           The etching gas used in the dry etching of the spin-on-glass material as the intermediate layer may be a gas containing as a major constituent a fluorocarbon-based gas.

          The etching gas used in the dry etching of the undercoating material of the present invention may be a gas containing as a major constituent an  
10 oxygen-based gas.

          In the fourth wiring formation method of the present invention, the electroconductive material for the wiring layer is preferably Cu. However, other materials such as a Cu alloy, Al, an Al alloy, etc. may be used in addition to Cu. The embedded wiring layer may be formed by any methods such as  
15 electrolytic plating.

          The material which may be used in the low-dielectric layer may include low-dielectric materials based on carbon-doped oxide (SiOC), methyl silsesquioxane (MSQ) and hydroxyl silsesquioxane (HSQ). As the low-dielectric layer of the carbon-doped oxide, specifically, there are examples  
20 such as Black Diamond (Product Name) by Applied Materials, Inc., Coral (Product Name) by Novellus Systems, Inc., and Aurora (Product Name) by ASM Japan, K.K.. As the low-dielectric layer of the methyl silsesquioxane, specifically, there are examples such as commercially available materials with product names of OCD T-9, OCD T-11, OCL T-31, OCL T-37, and OCL T-39,  
25 by Tokyo Ohka Kogyo Co., Ltd. Further, As the low-dielectric layer of the

hydroxyl silsesquioxane, specifically, there are examples such as commercially available materials with product names of OCD T-12 and OCL T-32 by Tokyo Ohka Kogyo Co., Ltd.

In the fourth wiring formation method of the present invention, the  
5 lower-dielectric layer may be formed on the wiring layer or on a barrier film (etching stopper layer: SiN, SiC, SiCN, Ta, TaN, etc.) on the wiring layer. The low-dielectric layer is usually calcinated by hard baking at 350°C or more.

A photoresist material used generally with i- and g-line from a mercury lamp and KrF excimer laser, ArF excimer laser, F<sub>2</sub> excimer laser and electron  
10 beam (EB) may be used in accordance with lithographic method to form the photoresist layer.

In the fourth wiring formation method of the present invention, a commercial material which can be removed with a conventionally used CF<sub>4</sub>-based etching gas or a N<sub>2</sub>+O<sub>2</sub>-based etching gas may be used as the anti  
15 reflective coating film arranged as necessary. The anti reflective coating layer can absorb exposure light, to prevent the light from entering the undercoating layer. Commercially available anti reflective coating materials are as follows: SWK-EX1D55, SWK-EX3, SWK-EX4, SWK-T5D60, SWK-T7 and the like, by Tokyo Ohka Kogyo Co., Ltd.; DUV-42, DUV-44, ARC-28,  
20 ARC-29, and the like by Brewer Science; and AR-3, AR-19, and the like by Shipley Company, L.L.C.

When the anti reflective coating film is used, the second etching space is formed, then the embedded material in the first etching space is removed, and the photoresist layer and the anti reflective coating film are removed, as  
25 described above.

The anti reflective coating film is usually removed with oxygen plasma ashing treatment. However, oxygen plasma ashing treatment may cause damage to the low-dielectric layer and is thus not preferable. In the present invention, therefore, the treatment for removing the anti reflective coating film is preferably realized by removing the embedded material layer below the remaining anti reflective coating layer thereby lifting the film off.

Particularly when a hydroxysyl silsesquioxane-based material is used as the low-dielectric layer, the surface of the low-dielectric layer is modified by irradiation with plasma generated from an inert gas such as He, Ar or the like. By the surface modification, the remaining anti reflective coating film and the photoresist pattern can be removed by treatment with oxygen plasma without damage to the low-dielectric layer.

Examples of the present invention are described below. However, the Examples are only illustrative in order to describe the present invention suitably, and by no means limiting the invention.

The following Examples 1 to 5 and the Comparative Example 1 relate to the first undercoating material and the first wiring formation method of the present invention.

#### Examples 1 to 4

The following resin compositions (A), (B), (C), and (D) were prepared as the undercoating materials.

(A) A resin composition with a solid content adjusted to 6 wt%, produced by dissolving a resin component consisting of ethyl p-styrenesulfonate in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 :

8).

(B) A resin composition with a solid content adjusted to 6 wt%,

produced by dissolving a resin component consisting of ethyl

p-styrenesulfonate : hydroxyethyl acrylate (5 : 5), and Cymel 1172

5 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, in a solvent consisting of ethyl lactate.

(C) A resin composition with a solid content adjusted to 6 wt%,

produced by dissolving a resin component consisting of ethyl

p-styrenesulfonate/9-hydroxyanthracenyl acrylate (5 : 5), in a solvent

10 consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

(D) A resin composition with a solid content adjusted to 6 wt%,

produced by dissolving a resin component consisting of ethyl

p-styrenesulfonate/hydroxyethyl acrylate/9-hydroxyanthracenyl acrylate (4 : 3:

3), Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an  
15 amount of 20 wt% based on the resin component, and Megafack R08 (fluorine type surfactant by Dainippon Ink and Chemicals, Incorporated) in an amount of 1000 parts per million based on the solid content of the former two, in a solvent consisting of ethyl lactate.

Each of the resin compositions (A), (B), (C), and (D) was applied onto

20 a semiconductor substrate and heat-treated at 200°C for 90 seconds to form an undercoating layer of 2000 angstroms in thickness.

TDUR-P630 (photoresist composition by Tokyo Ohka Kogyo Co., Ltd.)

was applied onto the undercoating layer and heat-treated at 120°C for 90 seconds to form a photoresist layer of 5000 angstroms in thickness. The

25 photoresist layer was exposed to light and subjected to post-light-exposure

heating (110°C, 90 seconds) and then to development treatment to form a 250 nanometer photoresist pattern.

5 An exposed portion of the undercoating layer which was not covered with the photoresist pattern thus obtained was removed by drying etching with a fluorocarbon-based etching gas. Using as the mask the photoresist pattern and the undercoating layer patterned in the same manner as the photoresist pattern layer, the substrate dielectric layer therebeneath was etched, to form a wiring structure such as a trench or a via hole.

10 After the wiring structure was formed as described above, the substrate was dipped in a stripping solution consisting of a mixed solvent of dimethyl sulfoxide and monoethanolamine (mixing ratio = 7 : 3) at 100°C for 20 minutes to remove the photoresist pattern and the undercoating layer.

By observing the surface of each substrate after the stripping treatment of the undercoating layer under a scanning microscope, the resolution of each wiring structure pattern was evaluated. As a result, it was confirmed that a rectangular pattern with a good sectional shape excellent in dimensional regulation was obtained when any one of the undercoating materials (A), (B), (C), and (D) was used.

## 20 Example 5

The resin composition (C) was additionally blended with an optical acid-generating agent TPS-109 (Midori Kagaku Corporation) in an amount of 3 wt% based on the resin component to prepare a new resin composition (C2). A wiring structure was formed in the same manner as in Example 1 except  
25 that the resin composition (C2) was used. As a result, a wiring structure

having a rectangular pattern excellent in dimensional regulation was obtained.

#### Comparative Example 1

An undercoating material (Product Name SWK-EX 3 by Tokyo Ohka  
5 Kogyo Co., Ltd.) containing as major ingredients a crosslinking agent and a  
light-absorbing component was applied onto a semiconductor substrate and  
heat-treated at 200°C for 90 seconds to form an undercoating layer of 2000  
angstroms in thickness. A chemically amplifiable photoresist composition  
(Product Name TDUR-P630 by Tokyo Ohka Kogyo Co., Ltd.) was applied onto  
10 the undercoating layer and heat-treated at 120°C for 90 seconds to form a  
photoresist layer of 5000 angstroms in thickness. The resulting photoresist  
layer was exposed to light and subjected to post-light-exposure heating  
(110°C, 90 seconds) and then to development treatment to form a 250  
nanometer photoresist pattern.

15 An exposed portion of the undercoating layer which is not covered  
with the photoresist pattern thus obtained was removed by drying etching with  
a fluorocarbon-based etching gas. Using as the mask the photoresist pattern  
and the undercoating layer patterned in the same manner as the photoresist  
pattern layer, the substrate dielectric layer therebeneath was etched, to form a  
20 wiring structure such as a trench or a via hole.

After the wiring structure was formed as described above, the  
photoresist pattern and the undercoating layer remaining on the substrate  
were removed with O<sub>2</sub> plasma ashing.

By observing the surface of each substrate under a scanning  
25 microscope after the stripping treatment of the undercoating layer by ashing,



the resolution of each wiring structure pattern was evaluated. As a result, the surface of the dielectric layer having the wiring structure formed thereon had been corroded, and it was estimated that the degree of corrosion was in such a degree as to hinder device characteristics upon formation of the wiring layer.

5           Separately, the substrate just after formation of the wiring structure was dipped in the stripping solution used in the above Examples, but the remaining undercoating layer could not be removed.

          The following Examples 6 to 10 and Comparative Examples 2 to 4 relate to the second undercoating material and the wiring formation method  
10       according to the present invention.

#### Examples 6 to 9

          The following resin compositions (A), (B), (C), and (D) were prepared as the undercoating materials.

15           (A) A resin composition with a solid content adjusted to 6 wt%, produced by dissolving a resin component consisting of ethyl p-styrenesulfonate in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

          (B) A resin composition with a solid content adjusted to 6 wt%,  
20       produced by dissolving a resin component consisting of ethyl p-styrenesulfonate : hydroxyethyl acrylate (5 : 5), and Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, in a solvent consisting of ethyl lactate.

          (C) A resin composition with a solid content adjusted to 6 wt%,  
25       produced by dissolving a resin component consisting of ethyl

p-styrenesulfonate : 9-hydroxyanthracenyl acrylate (5 : 5), in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

(D) A resin composition with a solid content adjusted to 6 wt%, produced by dissolving a resin component consisting of ethyl  
5 p-styrenesulfonate : hydroxyethyl acrylate : 9-hydroxyanthracenyl acrylate (4 : 3: 3), Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, and Megafack R08 (fluorine type surfactant by Dainippon Ink and Chemicals, Incorporated) in an amount of 1000 parts per million based on the solid content of the former two,  
10 in a solvent consisting of ethyl lactate.

Each of the resin composition (A), (B), (C), and (D) was applied onto a semiconductor substrate and heat-treated at 200°C for 90 seconds to form an undercoating layer of 3000 angstroms in thickness.

A silicon-containing resist composition was applied onto the  
15 undercoating layer and heat-treated at 100°C for 90 seconds to form an upper resist layer of 1500 angstroms in thickness. The upper resist layer was exposed to light and then subjected to development treatment to form an upper resist pattern.

An exposed portion of the undercoating layer which was not covered  
20 with the upper resist pattern thus obtained was removed by drying etching with a fluorocarbon-based etching gas to give an undercoating pattern. Using as the mask the upper resist pattern and the lower resist pattern, the substrate dielectric layer therebeneath was etched, to form a wiring structure such as a trench or a via hole.

25 After the wiring structure was formed as described above, the

substrate was dipped in a stripping solution consisting of a mixed solvent of dimethyl sulfoxide and monoethanolamine (mixing ratio = 7 : 3) at 100°C for 20 minutes to remove the upper resist pattern and the lower resist pattern.

By observing the surface of each substrate under a scanning  
5 microscope after the stripping treatment of the undercoating layer, the state of the surface of each substrate was evaluated. As a result, the undercoating layer and the upper resist layer were not observed to remain when any one of the undercoating materials (A), (B), (C), and (D) was used, and sufficient removal was confirmed.

10

#### Example 10

Each of the resin composition (A), (B), (C), and (D) was applied onto a semiconductor substrate and heat-treated at 200°C for 90 seconds to form an undercoating layer of 3000 angstroms in thickness.

15 A silicon-containing resist composition was applied onto the undercoating layer and heat-treated at 100°C for 90 seconds to form an upper resist layer of 150 angstroms in thickness. The upper resist layer was exposed to light and subjected to development treatment to form an upper resist pattern.

20 An exposed portion of the undercoating layer which was not covered with the upper resist pattern thus obtained was removed by drying etching with a fluorocarbon-based etching gas to give a lower resist pattern.

The substrate at this stage was dipped in a stripping solution consisting of a mixed solvent of dimethyl sulfoxide and monoethanolamine  
25 (mixing ratio = 7 : 3) at 100°C for 20 minutes to remove the upper resist

pattern and the lower resist pattern.

By observing the surface of each substrate after the stripping treatment of the undercoating layer under a scanning microscope, the state of the surface of each substrate was evaluated. As a result, the undercoating layer and the upper resist layer were not observed to remain when any one of the undercoating materials (A), (B), (C), and (D) was used, and it was confirmed that the rework treatment of the substrate was reliably conducted.

#### Comparative Example 2

A wiring structure was formed on a semiconductor substrate in the same manner as in Examples 1 to 4 except that the undercoating layer was formed using a composition having hexamethoxy methylated melamine dissolved in propylene glycol monomethyl ether acetate.

After the wiring structure was formed in the manner as described above, the substrate was dipped in a stripping solution consisting of a mixed solvent (mixing ratio = 7 : 3) of dimethyl sulfoxide and monoethanolamine at 100°C for 20 minutes. However, the upper resist pattern and the lower resist pattern could not be removed.

#### Comparative Example 3

An upper resist pattern and a lower resist pattern were formed in the same manner as in Example 10 except that the undercoating layer was formed using a composition having hexamethoxy methylated melamine dissolved in propylene glycol monomethyl ether acetate.

The substrate at this stage was dipped in a stripping solution

consisting of a mixed solvent (mixing ratio = 7 : 3) of dimethyl sulfoxide and monoethanolamine at 100°C for 20 minutes. However, the upper resist pattern and the lower resist pattern could not be removed.

#### 5 Comparative Example 4

In Comparative Examples 2 and 3, the removal treatment with the resist stripping solution was replaced by removal treatment with O<sub>2</sub> plasma ashing. When the surface of each substrate after the treatment was observed, the upper resist pattern consisting of the silicon-containing resist  
10 composition had been modified as a remaining film. For the purpose of removing the remaining material, the substrate was dipped in an alkaline stripping solution, but the remaining material could not be removed.

The following Examples 11 to 15 and Comparative Examples 5 and 6 relate to the third undercoating material and the wiring formation method  
15 according to the present invention.

#### Examples 11 to 14

The following resin compositions (A), (B), (C), and (D) were prepared as the undercoating materials.

20 (A) A resin composition with a solid content adjusted to 6 wt%, produced by dissolving a resin component consisting of ethyl p-styrenesulfonate in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

(B) A resin composition with a solid content adjusted to 6 wt%,  
25 produced by dissolving a resin component consisting of ethyl

p-styrenesulfonate : hydroxyethyl acrylate (5 : 5), and Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, in a solvent consisting of ethyl lactate.

(C) A resin composition with a solid content adjusted to 6 wt%,  
5 produced by dissolving a resin component consisting of ethyl p-styrenesulfonate : 9-hydroxyanthracenyl acrylate (5 : 5), in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

(D) A resin composition with a solid content adjusted to 6 wt%,  
produced by dissolving a resin component consisting of ethyl  
10 p-styrenesulfonate : hydroxyethyl acrylate : 9-hydroxyanthracenyl acrylate (4 : 3: 3), Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, and Megafack R08 (fluorine type surfactant by Dainippon Ink and Chemicals, Incorporated) in an amount of 1000 parts per million based on the solid content of the former two,  
15 in a solvent consisting of ethyl lactate.

Referring to Fig. 10A, on a substrate 502 having a copper wiring layer 501 formed thereon were formed a first barrier layer 503 made of a SiN layer as a first layer, a first low-dielectric layer 504 made of a low-dielectric material (Product Name OCD-T12 by Tokyo Ohka Kogyo Co., Ltd.) as a second layer,  
20 a second barrier layer 505 made of a SiN layer as a third layer, and a second low-dielectric layer 506 made of a low-dielectric material (Product Name OCD-T12 by Tokyo Ohka Kogyo Co., Ltd.) as a fourth layer.

As illustrated in Fig. 10B, a photoresist layer 507 was then formed on the second low-dielectric layer 506. The photoresist layer 507 was  
25 processed by lithography to give a resist pattern 508. Using the resulting

resist pattern 508 as the mask, a via hole 509 penetrating the first to the fourth layers and reaching the copper wiring layer 501 was formed. After the via hole 509 was formed, the resist pattern 508 was removed.

As illustrated in Fig. 10C, after the via hole 509 was formed and the resist pattern 508 was removed, the above-mentioned resin composition (A), (B), (C), or (D) was applied onto the second dielectric layer 506 and simultaneously charged in the via hole and then heat-treated at 200°C for 90 seconds to form an undercoating layer 510 of 3000 angstroms in thickness on the second lower dielectric layer. A resin composition containing as a major constituent a spin-on-glass material was applied onto the undercoating layer 510 to form an intermediate layer 511 of 150 angstroms in thickness. A photoresist composition (Product Name TARF-P6071 by Tokyo Ohka Kogyo Co., Ltd.) was applied onto the intermediate layer 511 and heat-treated at 120°C for 90 seconds to form an upper layer 512 of 400 nanometers in thickness. The upper layer 512 was then exposed to light and subjected to post-light-exposure heating (120°C, 90 seconds) and then to development treatment to form a trench-forming upper resist pattern 513.

The intermediate layer 511 was processed with a fluorocarbon-based etching gas using the upper resist pattern 513 as the mask to give an intermediate layer pattern. As illustrated in 10D, the undercoating layer 510 was then processed with an oxygen-based etching gas using the intermediate layer pattern as the mask to form an undercoating layer pattern 514. The intermediate layer resist pattern was removed, whereby a final resist pattern for forming a trench was obtained. When the surface of the substrate was observed under a scanning electron microscope, there was no pattern defect

caused by the adverse influence of poisoning, and no damage to the low-dielectric layer constituting a trench was observed.

In a conventional wiring layer formation process, the second lower-dielectric layer 516 is etched using the final resist pattern (lower resist  
5 pattern) as the mask, to form a trench 515 in a predetermined pattern having a depth reaching the second barrier layer 505, as illustrated in Fig. 10E. Thereafter, copper is embedded in the via hole 509 and a trench 515, whereby a multilayer wiring structure is formed.

Assuming that generation of patterning defects was found upon  
10 formation of the final resist pattern 514, a process for removing the resist pattern for rework was carried out in the following manner.

The stripping treatment of the resist pattern was carried out by dipping the substrate having the lower resist pattern 514 in a photoresist stripping solution consisting of a mixed solvent of dimethyl sulfoxide/monoethanolamine  
15 (mixing ratio = 7 : 3) at 100°C for 510 minutes. After the stripping treatment, the surface of the substrate was observed under a scanning microscope, and as a result, it was confirmed that no remaining resist pattern was present when any one of the undercoating materials (A), (B), (C), and (D) was used, confirming the reliable stripping and removal of the resist pattern. No  
20 damage to the low-dielectric layer 506 by the stripping treatment of the resist pattern was observed.

#### Example 15

The resin composition (C) was additionally blended with an optical  
25 acid-generating agent TPS-109 (Midori Kagaku Corporation) in an amount of 3



wt% based on the resin component to prepare a new resin composition (C2).

A resist pattern was formed in the same manner as in Example 1 except that the resin composition (C2) was used. As a result, a resist pattern having a rectangular resist pattern excellent in dimensional regulation was obtained,

5 and it was confirmed that the influence of poisoning from the low-dielectric layer was prevented by the undercoating material of the present invention.

Further, the surface of the low-dielectric layer after the stripping treatment of the resist pattern was observed under a scanning microscope, and as a result, it was confirmed that no remaining resist pattern was present on the surface of

10 the substrate after stripping treatment, indicating sufficient removal. Further, there was no damage to the low-dielectric layer.

#### Comparative Example 5

Formation of a resist pattern, stripping and removal thereof were

15 carried out in the same manner as in the above examples except that the undercoating material was constituted from a resin composition including hexamethoxy methylated melamine dissolved in propylene glycol monomethyl ether acetate, and the undercoating layer pattern was removed by O<sub>2</sub> plasma ashing treatment. As a result, poisoning occurred in the trench-forming

20 photoresist pattern so that there was a region where a pattern image could not be formed. Further, severe damage to the low-dielectric layer was generated upon the stripping treatment of the pattern by O<sub>2</sub> plasma ashing.

#### Comparative Example 6

25 In Comparative Example 5, the removal of the undercoating layer

pattern was carried out with the photoresist stripping solution used in the above examples. As a result, the pattern could not be removed.

The following Examples 16 to 21 and Comparative Examples 7 and 8 relate to the filler material and the fourth wiring formation method according to  
5 the present invention.

#### Examples 16 to 19

The following resin compositions (A), (B), (C), and (D) were prepared as the filler materials.

10 (A) A resin composition with a solid content adjusted to 6 wt%, produced by dissolving a resin component consisting of ethyl p-styrenesulfonate in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

(B) A resin composition with a solid content adjusted to 6 wt%,  
15 produced by dissolving a resin component consisting of ethyl p-styrenesulfonate : hydroxyethyl acrylate (5 : 5), and Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, in a solvent consisting of ethyl lactate.

(C) A resin composition with a solid content adjusted to 6 wt%,  
20 produced by dissolving a resin component consisting of ethyl p-styrenesulfonate/9-hydroxyanthracenyl acrylate (5 : 5), in a solvent consisting of  $\gamma$ -butyrolactone/ethyl lactate (2 : 8).

(D) A resin composition with a solid content adjusted to 6 wt%,  
produced by dissolving a resin component consisting of ethyl  
25 p-styrenesulfonate/hydroxyethyl acrylate/9-hydroxyanthracenyl acrylate (4 : 3:

3), Cymel 1172 (tetramethylol glycoluril by Mitsui Cyanamid Corporation) in an amount of 20 wt% based on the resin component, and Megafack R08 (fluorine type surfactant by Dainippon Ink and Chemicals, Incorporated) in an amount of 1000 parts per million based on the solid content of the former two, in a  
5 solvent consisting of ethyl lactate.

Separately, a substrate having a Cu layer formed thereon was provided thereon with an interlaminar insulating layer consisting of a barrier layer consisting of a SiN layer as a first layer, a low-dielectric layer (Product Name OCD-T12 by Tokyo Ohka Kogyo Co., Ltd.) as a second layer, a barrier  
10 layer consisting of SiN as a third layer, and a low-dielectric layer (Product Name OCD-T12 by Tokyo Ohka Kogyo Co., Ltd.) as a fourth layer in this order. A photoresist composition (Product Name TDUR-P630 by Tokyo Ohka Kogyo Co., Ltd.) was applied onto the interlaminar insulating layer and heat-treated at 120°C for 90 seconds to form a photoresist layer of 5000 angstroms in  
15 thickness. The photoresist layer was exposed to light and subjected to post-light-exposure heating (110°C, 90 seconds) and then to development treatment to form a 250 nanometer photoresist pattern. The interlaminar insulating layer was etched with the photoresist pattern as the mask to form a via hole reaching the Cu layer.

20 One of the resin compositions (A) to (D) was applied onto the interlaminar insulating layer after removal of the photoresist pattern thereby forming an embedded material layer on the interlaminar insulating layer and simultaneously charging the embedded material in the via hole. Thereafter, the resin composition was calcinated by heating at 200°C for 90 seconds.

25 A photoresist composition (Product Name TDUR-P630 by Tokyo Ohka

Kogyo Co., Ltd.) was applied onto the embedded material layer and heat-treated at 90°C for 90 seconds to form a photoresist layer of 4000 angstroms in thickness. The photoresist layer was exposed to light and subjected post-light-exposure heating (110°C, 90 seconds) and then to development treatment to form a trench-forming photoresist pattern.

The shape of the trench-forming photoresist pattern was observed under a scanning electron microscope. As a result, there was no pattern defect attributable the adverse influence of poisoning, in any case of using the filler materials (A) to (D).

The embedded material layer remaining on the substrate was stripped and removed by dipping it in a stripping solution consisting of a mixed solvent of dimethyl sulfoxide and monoethanolamine (mixing ratio = 7 : 3) at 100°C for 20 minutes.

Whether there was a remaining material on the substrate was confirmed under a scanning microscope, and as a result, no remaining material on the substrate was recognized when any one of the filler materials (A) to (D) was used, and no damage to the low-dielectric layer was confirmed.

#### Example 20

A dual damascene structure was formed in the same manner as Example 18 except that the filler material or the resin composition (C) was blended with an optical acid-generating agent TPS-109 (Midori Kagaku Corporation) in an amount of 3 wt% based on the resin component. The resulting trench-forming photoresist pattern had no pattern defects resulting from the adverse influence of poisoning. After stripping treatment, no

remaining material on the substrate was recognized.

#### Example 21

A dual damascene structure was formed in the same conditions as in  
5 Example 18 using the resin composition (C) except that an anti reflective  
coating film (Product Name SWK-9L by Tokyo Ohka Kogyo Co., Ltd.) was  
formed as an intermediate layer for the photoresist layer. The resulting  
trench-forming photoresist pattern had no pattern defects resulting from the  
adverse influence of poisoning. After stripping treatment, no remaining  
10 material on the substrate was recognized.

#### Comparative Example 7

A dual damascene structure was formed in the same manner as in the  
above examples except that the filler material was constituted from a resin  
15 composition including hexamethoxy methylated melamine dissolved in  
propylene glycol monomethyl ether acetate, and after use, the removal of the  
embedded material layer and the removal of the embedded material in the  
second etching space were conducted with O<sub>2</sub> plasma ashing treatment. As  
a result, poisoning occurred in the trench-forming photoresist pattern so that  
20 there was a region where a pattern image could not be formed.

#### Comparative Example 8

A dual damascene structure was formed in the same manner as in the  
above example except that a spin-on-glass material (Product Name OCD-T12  
25 by Tokyo Ohka Kogyo Co., Ltd.) was used as the filler material, and after use,

the removal of the embedded material layer and the removal of the embedded material in the second etching space were conducted with 0.01 wt% aqueous buffered fluoric acid solution. As a result, poisoning occurred in the trench-forming photoresist pattern so that there was a region where a pattern

5 image could not be formed.